The Design of a Custom 32-Bit RISC CPU and Port to GCC Compiler Backend by Fischer, Danielle Megan
Rochester Institute of Technology 
RIT Scholar Works 
Theses 
5-2020 
The Design of a Custom 32-Bit RISC CPU and Port to GCC 
Compiler Backend 
Danielle Megan Fischer 
dmf6080@rit.edu 
Follow this and additional works at: https://scholarworks.rit.edu/theses 
Recommended Citation 
Fischer, Danielle Megan, "The Design of a Custom 32-Bit RISC CPU and Port to GCC Compiler Backend" 
(2020). Thesis. Rochester Institute of Technology. Accessed from 
This Master's Project is brought to you for free and open access by RIT Scholar Works. It has been accepted for 
inclusion in Theses by an authorized administrator of RIT Scholar Works. For more information, please contact 
ritscholarworks@rit.edu. 




Submitted in partial fulfillment




Mr. Mark A. Indovina, Senior Lecturer
Graduate Research Advisor, Department of Electrical and Microelectronic Engineering
Dr. Sohail A. Dianat, Professor
Department Head, Department of Electrical and Microelectronic Engineering
DEPARTMENT OF ELECTRICAL AND MICROELECTRONIC ENGINEERING
KATE GLEASON COLLEGE OF ENGINEERING
ROCHESTER INSTITUTE OF TECHNOLOGY
ROCHESTER, NEW YORK
MAY 2020
To everyone who has supported me throughout my college career and will continue to in the
future; specifically, my mom, sister, brother, and my closest friends. Thank you to everyone for
their love and support during these years.
Abstract
This paper presents the design of a 32-bit RISC processor, which is then mapped to the backend
of GCC so basic C code can be compiled successfully to the processor. There are many design
decisions that go into the construction of a processor. The instruction set architecture gives
away a lot of information regarding the individual instructions that the processor will have, the
memory architecture, as well as how I/O peripherals will be handled. Additionally, the hardware
implementation of the processor needs to be kept in mind when crating the design. Pipelining
can often help with processor speed, while cache implementation can assist in memory speed.
After designing the processor, GCC’s backend needs to be analyzed to port it to function with
the processors individual opcodes. Once GCC can compile its C code to an assembly language
which is able to assemble into machine code that matches up with the opcodes the processor was
created for, the machine code can be written into the processor’s program memory and executed
successfully. This paper also talks about different design decisions that are made during the
process of creating a processor, as well as the general makeup of the GCC compilation process.
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Chapter 1
Introduction
The functionality of processors makes them a tool that is used universally. Processors are seen
in every piece of technology used on a day-to-day basis. Computers, phones, tablets, robots,
cars, anything that “thinks” has a processor at its core, making the most basic of decisions. For
every new processor that is designed, there is an assembly language to match. Having a different
programming language to learn for every unique processor would be tedious and difficult to
manage. Processors would be less ubiquitous. For this reason, it is common for compilers of
commonly-used coding languages, like C, C++, Java, etc. to be ported to these processors, so
higher level code can be compiled and run on unique processors. This process is explored in this
paper. For this project, a 32-bit RISC pipelined processor with cache memory was designed and
GCC (GNU C Compiler) was ported to the custom processor to run basic C code.
1.1 Organization
This paper will be organized into 6 chapters. This chapter, Chapter 1, is the introduction. Chap-
ter 2 will talk about the background of processors and compilers, specifically RISC processors
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and GNU Compiler Collection. Other processors and compilers will be explored to find their
advantages and disadvantages. Next, Chapter 3 will talk about the design of the custom RISC
processor used in this project. Chapter 4 will talk about the back end alterations made to GCC,
and then Chapter 5 will follow with testing and results of the GCC porting to the custom RISC
processor. Finally, Chapter 6 will talk about future work and conclusions of the project.
Chapter 2
Background on Processors and Compilers
This chapter discusses background of processors, specifically RISC and CISC, as well as deci-
sions made during the design of processors. This chapter also talks about the background of C
compilers, specifically GCC and its structure, with some comparison to the operation of LLVM.
2.1 Processor Design
There are many processor architectures to bear in mind when designing a processor. Many ar-
ticles and studies have debated over which processor structure is the best, comparing speed to
size on a chip to overall performance, like power and energy consumption, to rate these proces-
sor designs. One of the most common comparisons is done between the reduced instruction set
computer (RISC) and the complex instruction set computer (CISC) architectures. This compar-
ison will be talked about more in section 2.1.1. Even after deciding on a general instruction set
architecture (ISA) to follow, there are many other decisions that go into the process of designing
the processor, talked more about in section 2.1.2.
Hand-in-hand with processor design comes the compiler that allows code to be written to
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and executed on the processor. GCC, which stands for “GNU Compiler Collection”, supports
over 30 different processor architectures and 7 programming languages, and is one of the most
used compilers for processor execution [11]. Another rising compiler is LLVM, which stands
for low-level virtual machine. These compilers will be compared in section 2.2.4. The general
design flow of a compiler will be talked about in section 2.2.1. Finally, GCC will be discussed
in further detail in section 2.2.2, since GCC is the compiler used in this project.
2.1.1 RISC vs CISC
The debate of whether RISC or CISC is a higher performer in the playing field of computer and
processor architectures is one that was sparked around the time of the mid-80s. The general
consensus for a while was that the RISC architecture was the superior performer, but this was
during a time when the main constraints were chip size and processor design complexity [12].
Nowadays, architect engineers are more concerned with the energy and power consumption of
a processor, which largely changes the debate. Arguably, when comparing RISC and CISC
architectures based on today’s more relevant constraints, it is irrelevant whether the processor is
a RISC or a CISC. Rather, it is other components of the processor that aren’t categorized under
the RISC/CISC ISA that make the processor execute more efficiently, with respect to its energy
and power consumption [12, 13].
2.1.1.1 CISC
The idea of a reduced instruction set computer (RISC) came around to specifically compete with
the presently (in the early 80s) used complex instruction set computer (CISC). CISC was the
architecture currently used on nearly all computers and computing machines at the time. Some of
the more common ones were the Intel x86 and Motorola 68000 [14]. Some basic characteristics
that make a processor have a CISC architecture are:
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• Large instructions sets: One of the goals of a CISC architecture is to cover many program-
ming scenarios through complicated instructions
• Complex instructions: Some instructions are more complex than the basic add and subtract,
and might contain multiple basic instructions in one.
• Instructions that operate over different numbers of clock cycles: Since there are so many
instructions, many of them have different structures and take a different number of clock
cycles to complete, which can make pipelining difficult [12, 14].
• Multiple addressing modes: CISC processors typically have a number of ways to reference
memory locations.
• Register limitations: CISC architectures typically only have 16 registers, which is not
always enough to support all functionality going on at one time. Often, values have to
transferred from registers into memory to make space so certain manipulations can be
done. These values are then transferred back into the corresponding register when the
manipulations are over. This can be a waste of time, as transferring data in and out of
memory is not always a quick task [14].
• Multiple instruction formats: Some of the instructions will do their operations from register
to register, some memory to register, and others memory to memory [14]. This can greatly
affect the number of clock cycles it takes for the instruction to be executed.
To this day, CISC is largely used on most large-scale electronic devices with processors, such as
laptops, desktop computers, and servers.
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2.1.1.2 RISC
RISC was designed with the goal of simplifying the complicated instruction set known to the
CISC architecture. Many of the CISC instructions were uneven and took too long to execute.
RISC takes the burden of the complicated instructions off the architecture and places it in the
compiler [15]. For a RISC processor, the compiler needs to be much heftier, being able to
break down the same code the is executed by CISC processors into much more basic instructions
that can execute on a RISC implementation. Studies on program behavior showed that 25%
of instructions in CISC instruction sets make up 95% of the program execution time, meaning
about 75% of the instruction set are hardly used or not used at all [14]. Studies such as these
proved that a RISC architecture could be implemented realistically and would be quite useful in
reducing chip size. Some characteristics of a RISC architecture are:
• Small instruction sets: Of course, a main goal of RISC was to reduce the instruction set
from CISC. Usually RISC architectures only have about 20 instructions or less.
• Simple instructions: Instructions are stripped down to only the most basic operations, like
add, subtract, shift, etc.
• Instructions all take the same number of clock cycles to execute: Instructions usually take
4-5 clock cycles, depending on the design, and all instructions take the same amount of
time to execute, simplifying the pipelining process.
• Few addressing modes: Typically, RISC processors will only have direct addressing mode,
register-direct addressing mode, and only maybe a couple others, such as PC-relative.
• Large number of registers: RISC processors usually have at least 32 general-purpose reg-
isters. Since the processor takes up less space on the chip, some of the extra space can be
used for more registers [13].
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Table 2.1: Characteristics of RISC vs. CISC
Architecture Characteristic RISC CISC
Instruction Set Size small large
Instruction Complexity simple complex














• One instruction format: RISC processors only have register-to-register instructions, with
only the load and store instructions being capable of accessing memory.
Today, RISC processors are mostly used in smaller electronics, such as tablets, phones, and smart
watches.
Table 2.1 displays the characteristics of RISC and CISC listed above in a way that makes
them easy to compare.
The most basic RISC processor needs nothing more than an instruction execution unit, an
arithmetic unit, memory, I/O peripherals, and a bus to connect all these units. A RISC processor
can be extremely simple in structure, and still be able to run the same code as a CISC or more
complex-structured processor [1]. Figure 2.1 represents a block diagram of the most simple
RISC processor. When compared to Figure 3.8, it can be seen that the DMF RISC processor has
a RISC architecture, but is not of the simplest design.
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Figure 2.1: Basic RISC block diagram [1]
2.1.1.3 Comparison: Which is Better?
The question of which processor is better really depended on the time that question was asked.
Back in the 80s and 90s, this question could be answered by which fit onto a smaller chip size
and was still able to execute quickly. RISC programs were longer than CISC programs, but
only by about 30% [14]. This is one of the few shortcomings of the RISC processor. Some of
the more complex instructions in the CISC architecture took multiple instructions to replace the
equivalent functionality in a RISC processor. Other than this, there were only good things when
talking about switching to a RISC processor. Despite the slightly longer programs, however,
studies have actually found that RISC execution is faster than CISC, largely because much of the
run-time complexity is resolved at compile-time for the RISC processor [16].
So then, why are all processors not a RISC architecture? First, companies did not necessar-
ily need to switch to a different processor to get a smaller chip size, until the phone and tablet
age came about. Secondly, as technology advanced, the question was no longer of chip size,
but rather the energy and power consumption. With these new variables in play, the processor
architectures were re-compared, and found to be very similar. In fact, it was found that any
performance gains were not due to characteristics that had to do with the RISC/CISC archi-
tecture, they were instead other design adjustments made to the processor architecture, such as
cache memory, branch prediction, out-of-order execution, fetch prediction methods, along with
other instruction organization methods [13, 17]. These added characteristics make the processor
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“smarter”, as they allow it to predict what will happen next based on previous execution. When
these methods are executed in a way that they are correct a high percentage of the time, this saves
much processing power and execution time. These methods will be talked more about in section
2.1.2.
2.1.2 Design Decisions
When designing a processor, more goes into the decision process than just what ISA should
be used. Things like memory architecture, I/O peripheral access, cache memory, and pipeline
structure are just some of the basic decisions that need to be made. These are talked more about
in Chapter 3. Some of the more interesting decisions come in when optimizing the processor.
Aspects like branch prediction and out-of-order execution make the complexity of the processor
much greater, but can also largely increase the performance.
2.1.2.1 Branch Prediction
Branch prediction is a method used to guess what the outcome of a conditional jump or branch
statement will be. Referring to Figure 3.9, it can be seen that different stages of different instruc-
tions are executed at the same time. So, when a conditional jump or branch statement is brought
into the instruction fetch phase, it will be another few clock cycles (2 in the case of the DMF
RISC processor) before the processor knows if the jump will occur or not, since the outcome
of the conditional is decided in the execute stage [18]. To avoid the stalling of the pipeline that
would normally have to take place until the conditional branch statement was in the execution
phase, some processors implement branch predictors. When a branch predictor predicts cor-
rectly, some time is saved since the pipeline does not have to be stalled, and instructions continue
executing as they would. If the prediction is incorrect, then the processor has to ignore the in-
structions that have been brought into the pipeline incorrectly, and carry on from where the next
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Figure 2.2: Pipeline with no branch prediction [2]
instruction will be. An incorrect branch prediction looks a lot like no branch prediction at all in
terms of time it takes to execute in the pipeline. This can be seen by comparing Figures 2.2 and
2.3.
Often, a branch prediction can be as simple as one bit. If this bit it a 0, then it is predicting
that the branch will be false. If the bit is a 1, it is predicting the branch will be true. Every time
the bit predicts incorrectly, it changes to match what actually happened. In the case of loops,
which is how most conditional branches are used, this can be a very effective method, as the
branch predictor is usually only incorrect on the first and last iteration of the loop. Depending
how many times the loop executes, having only two incorrect predictions can make for a very
small percentage of wrong guesses. Since the worst case scenario is that upon a false prediction,
the pipeline is delayed only as much as it would be without any branch prediction at all, having
a branch predictor is only advantageous to the efficiency of the processor.
An interesting method some processors use to eliminate buffer time, even with a false branch
prediction is having a small pipeline in parallel with the main pipeline. This small pipeline will
start executing instructions starting where the processor thinks the branch will NOT bring the
processor to. For example, if a branch predictor thinks the branch will not be executed, the
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Figure 2.3: Pipeline with correct and incorrect branch prediction [2]
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main pipeline will continue executing the instructions as usual, and the side pipeline will execute
instructions starting from where the branch would bring the pipeline to if the condition for the
branch was met. This way, even if the branch prediction is incorrect, those instructions have been
being executed on the side all along, and the transition is much smoother, still with some delay,
though [18].
2.1.2.2 Out-of-Order Execution
Out-of-order execution is a method used to maximize hardware usage in a processor. At any
given point in a typical pipelined processor design, only one instruction will be in the execute
phase. If this instruction is, for example, a load, store, data transfer, or flow control instruction,
the ALU will not generally be used, and is sitting idle. Meanwhile, there may be other instruc-
tions that are manipulation instructions that will need to use the ALU. Out-of-order execution
takes advantage of all hardware items at once, and orders instructions in a way that optimizes the
use of hardware, rather than ordering them in the order they are written in the program memory.
Out-of-order execution can be very effective in optimizing the processor, as seen from Figure 2.4
but can be a very complicated design component for a processor architect to take on.
2.1.2.3 Reducing Processor Size
Other options that were explored to reduce chip size of a processor were to move from 32-bit
processors to 16-bit. This usually presents a problem because 16-bit processors would not have
the same functionality and capabilities that a 32-bit would. At the 16-bit level, things like code
size and instruction cache efficiency are greatly improved. On the other hand, however, due to
the small bit size, 16-bit processors lack support for certain data types and three-address mode
[19]. The problem with a processor not being able to handle a three-address mode is that a
simple instruction, such as r0 = r1+ r2 has to be implemented using two instructions, a move
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Figure 2.4: Performance of processors using out-of-order vs in-order execution [3]
and then an add: mov r0,r1 followed by add r0,r2 [19]. In [19], a process called move-folding
is introduced to try and fix this problem to make 16-bit processors more appealing. The process
of move folding is an interesting technique where an extra register (MR) is used to hold the value
of the extra source register. When it comes time to execute, instead of selecting the destination
register as the second source, the MR is used as the second source. This interesting solution
could increase the chances of a 16-bit processor being more attractive than before, however there
is still extra hardware used to properly implement this kind of instruction.
2.2 Compilers
The quality of a compiler can make a huge difference when designing code for an embedded
system. Many compilers are used to decompose basic code languages, such as C, Java, or C++
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Figure 2.5: Davidson Fraser Model [4]
Figure 2.6: Aho Ullman Model [4]
to run on CPUs. How efficient a compiler is can often be determined by how much they condense
the code and the dynamic instruction count in the output executable file. Especially in embedded
systems, these are indicators of power consumption and execution time [20]. Two main compilers
used are GNU Compiler Collection (GCC) and Low Level Virtual Machine (LLVM). These
are both often used to compile C code to standard RISC-V or ARM processors, and are often
compared using bench-marking programs to determine their abilities to create short code and
optimize different aspects like register allocation and dynamic instruction count.
2.2.1 Compiler Design
Compiler’s have three main parts to them: a front end, a middle end, and a back end. Many
compilers typically do the same general functions in each phase, but how they go about it differs
for each compiler. Two main models of compilers are the Davidson Fraser Model, shown in
Figure 2.5, which GCC is modeled off of, and the Aho Ullman Model, shown in Figure 2.6,
which LLVM is modeled off of [21].
Generally, the front-end of a compiler parses the program and checks for syntax errors and
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convert the file into some intermediate representation file format [5]. For Davidson Fraser, this
file format is register transfer language (RTL), whereas the Aho Ullman Model uses an inter-
mediate representation specific to the compiler. The middle-end is responsible for most of the
optimization. This portion is where a compiler can shine, with the right optimization techniques.
Typically, how well a compiler optimizes is based on how well it can condense the code and or-
der the instructions in a way that makes the output as short and as quickly executed as possible.
Usually, this portion can be done target-independently. The back end is essentially the code gen-
erator, and is responsible for converting the code from the optimized intermediate representation
(or the RTL) to the binary the target processor will accept to create the executable. Sometimes,
some optimization is left to the back end, depending on the target. Since GCC is the compiler
used in this project, and it is based on the Davidson Fraser Model, this will be the model most
closely discussed in the rest of this paper.
2.2.2 GCC
Launched in 1984 by Richard Stallman, the GNU Compiler Collection is a portable compiler
designed to optimize and compile code for a wide array of processor targets [11]. GCC is one
of the most widely used compilers for C and supports more processor architectures, and offers
some coder-friendly features making any code compiled by GCC very portable [22]. GCC is
compatible with multiple languages in the front end, and uses a common language-independent
middle end and back end to compile code into target-specific machine code. No other compiler
suite can do quite what GCC can, all while being free, open-source software [23]. Being older
than LLVM, the optimization process has been worked on for longer, and is much more efficient
and better at its process. An overall block diagram and more specific compilation overview can
be seen in Figures 2.7 and 2.8, respectively. The next subsections will break down the three
stages of the GCC compilation process: front end, middle end, and back end.
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Figure 2.7: GCC compilation process block diagram [5]
Figure 2.8: GCC compiler overview [6]
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2.2.2.1 Front End
As mentioned previously, the front end of any compiler is responsible first for checking for any
syntactical errors in the code. The GCC front end specifically will then create the Intermediate
Representation (IR) of the code in a tree-like format. The IR is language-independent, and
convert many different languages into IR, such as Java, C, C++, and FORTRAN [5]. The tree
structure the IR takes the form of is called GENERIC. GENERIC is the language the code is
in when it goes from the front end stage of compilation to the middle end stage of the process,
as seen in Figures 2.7 and 2.8. Since GENERIC is language-independent, the compiler process
used for the middle end can be more universal, used for any language.
2.2.2.2 Middle End (Optimization)
The middle end is responsible for the first part of optimizing code to reduce execution time
and output program size. The GENERIC trees are converted to GIMPLE, another language
independent IR. In the transformation from GENERIC to GIMPLE, complicated processes and
instructions are broken down into simpler statements [5]. This transformation process is called
gimplification. After the gimplification process, Static Single Assignment (SSA) information is
given to GIMPLE to incorporate the data flow. As seen in Figure 2.7, a series of optimization
passes are then performed on the GIMPLE with SSA. The SSA is then removed and this is
converted into Register Transfer Language (RTL). RTL is the language the middle end finishes
in and passes along to the back end [5].
2.2.2.3 Back End
The back end converts the inputted RTL into machine language that is target-dependent. Dif-
ferent target-dependent optimizations can be done to reduce code size and execution time even
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more. These optimizations include processes such as instruction scheduling and register alloca-
tion. Instruction scheduling reorganizes the instruction stream, only if the target processor has
pipeline units [24]. It often attempts to reorganize in a way that causes as few dependencies
as possible while still having the correct program results. The register allocator must take the
pseudo registers in the RTL and map them each to an actual register in the target processor.
Registers are an invaluable and high speed portion of the processor, so register allocation can
be considered one of the most important optimization processes in the entire compilation [25].
There are two types of register allocation, intraprocedural and interprocedural. Intraprocedural
allocates registers within a procedure, making sure there are enough registers, and making intel-
ligent decisions about how to rearrange when there are not. Interprocedural allocates registers
across multiple procedures. This mostly takes care of global variables, keeping them in regis-
ters permanently throughout program execution [25]. Of course, after these optimizations are
complete, the machine code is generated to be run on the target machine or CPU.
Since the back end is responsible for generating the target-dependent machine code from
the given RTL, the back end of GCC is where most processor architects would also retarget
GCC to port the compilation process to their individual processor. The retargeting process is
not a simple one, but GCC makes it very doable by being open-source. After understanding
certain target processor components, such as the register file, pipeline, and ISA, the architect
must redefine GCC’s application binary interface (ABI) [21]. The ABI contains information
regarding alignment of data types as well as defining how the stack will be used in a call, how
registers will be used and data transferred, etc. The third step is to define and write three machine
description files that will tell GCC about the processor’s environment and setup [21]. The fact
that very little GCC back end code needs to be altered to retarget the entire compilation process
to a new target platform makes GCC very attractive for retargeting purposes.
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Figure 2.9: LLVM architecture [7]
Figure 2.10: LLVM compilation process block diagram [8]
2.2.3 LLVM
Low Level Virtual Machine (LLVM) was created in 2003 by Chris Lattner for a Master’s Thesis
[7]. LLVM is largely based around optimizing during compile-time, link-time, and run time [8].
Unlike GCC, which compiles into an IR to optimize, and then overlays SSA, LLVM compiles
directly to an IR that is in SSA form to perform optimizations. LLVM’s architecture can be
found in Figure 2.9. The LLVM compilation process can be broken down into a block diagram,
as shown in Figure 2.10.
The LLVM compilation process starts with source code that goes through llvm-gcc. Llvm-
gcc is a front end compatible with C code based of GCC. It compiles C programs into LLVM
bitcode, which is usually an object or executable file [8]. Next, the llvm bitcode goes through llc,
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Table 2.2: GCC vs LLVM Compiler Characteristics
Characteristic GCC LLVM












Inter and intra (local
and global)
Linear scan
which compiles the bitcode into assembly of the host machine, or another machine if specified.
This is then assembled into the native object file, which is put through the llvm linker, which can
merge multiple llvm bitcodes stemming from multiple C files into one execution file. The linker
also provides most of the optimizations performed in the LLVM compilation process.
2.2.4 GCC vs. LLVM
GCC and LLVM have been comparing using many different variables and benchmarking pro-
grams. Table 2.2 compares some of the basic compiler features between GCC and LLVM.
It was found in most results that GCC is overall a better compiler due to its robustness and
better optimization techniques. There are, however, pluses and minuses to both. In the end, how-
ever, code size determines memory length, and memory is the most expensive unit in a CPU, so
whichever compiler makes the shortest programs takes the cake [20]. In a study done to compare
GCC and LLVM on the EISC Processor, it was found that although LLVM was good with calcu-
lation intensive programs, GCC had the leg up on register allocation and jump optimization. As
mentioned previously, register allocation can be one of the most crucial optimizations for short-
ening execution time of a program [20]. LLVM was able to get through calculation intensive
functions due to its superior loop-unrolling techniques. LLVM is known to aggressively unroll
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loops, which can end up shortening programs quite a bit. The GCC compiler, however, uses reg-
isters more often and more efficiently, and rearranges blocks in order to eliminate unconditional
jumps, a factor that sets the bar pretty high for competitor optimizers [20]. In another study
done to compare LLVM and GCC on an ARM Platform, it was found that while LLVM falls
close to GCC in some benchmarks, in others it pales greatly in comparison. Specifically, code
with heavy memory access was handled inefficiently by LLVM [8]. However, it was deemed
that since most programs have many files and many function calls, and LLVM has a strong suit
in linker optimization, LLVM’s performance with these types of programs would shine, and be
nearly equivalent to GCC [8].
Chapter 3
Custom 32-bit RISC Processor Design
This chapter discusses the design and relevant aspects of the 32-bit processor, including why
certain design choices were made, and what alternatives were available.
3.1 Instruction Set Architecture
The instruction set architecture (ISA) of a processor is key to its design. The ISA contains infor-
mation regarding how many bits the processor will be, the number of general purpose registers,
the load-store technique, memory structure, input/output peripheral structure, addressing modes,
and more. Most of the general functionality of the processor is defined in the ISA. For the DMF
RISC processor, the processor is 32 bits to make it easier to match up with C compiled code. This
means that each register will be 32 bits long, and memory would be capable of containing 232
memory locations, more than enough, even if a Von Neumann memory architecture was chosen.
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3.1.1 Register File
The register file contains the set of all registers used in this design. There are 32 general purpose
registers, each of them capable of storing numbers up to 32 bits, which is the equivalent of a
float in C. Other important registers include the status register, the stack pointer register, and
the program counter. The status register is a 32-bit register where only 4 bits are used to keep
track of the carry, negative, overflow, and zero (CNVZ) bits from any computation done by the
processor. The status register is critical in making a decision for conditional jumps. The layout
of the status register can be seen in Figure 3.1.
31 12 11 10 9 8 7 0
Unused C N V Z Unused
Figure 3.1: Status Register Bits
The status register bits (CNVZ) can be explained as follows:
• C: C is the carry bit. This bit is set to 1 when an executed manipulation instruction has
a high carry out. This mostly applies for addition and rotate instructions. This bit is
otherwise a 0.
• N: N is the negative bit. If any manipulation instruction results in a negative number (1 in
the most significant bit place), this bit will be set to 1. Otherwise this bit will remain at 0.
• V: V is the overflow bit. If a manipulation instruction has operands that lead to a result that
is too large to fit in a 32-bit register, the overflow bit will be set to 1. Otherwise this bit
will remain at 0.
• Z: Z is the zero bit. If a manipulation instruction results in zero, this bit will be set to 1.
Otherwise this bit will remain at 0.
3.1 Instruction Set Architecture 24
31 0
Program Counter Bits
Figure 3.2: Program Counter Register
The program counter is important for keeping track of which address in memory holds the next
instruction to be executed. The program counter (PC) needs to have enough bits to contain
every possible address in the program memory, usually the ROM (read-only memory). Since
this processor is 32-bits, the PC is 32 bits long, and can therefore point to 232memory locations,
if needed. The layout of the program counter register can be seen in Figure 3.2.
Lastly, the stack pointer is a register used to keep track of what spot in the stack the processor
will use to store information in next. In this processor, the stack is mostly used to store informa-
tion, such as the SR and the PC, for maintaining the state of the processor when returning from
a call. When items are added to the stack, the stack pointer will decrement to point to the next
location in stack. The stack pointer in this processor starts at the top and stores in decreasing
address orders. This does not change the standard behavior of the stack, where items are pushed
and popped into and out of stack. Like most stacks, the stack is also still last in first out, or LIFO.
The layout of the stack pointer register can be found in Figure 3.3.
31 0
Stack Pointer Bits
Figure 3.3: Stack Pointer Register
3.1.2 Peripheral Layout/Stack Design
For the DMF RISC processor, the peripherals are memory mapped, meaning that the peripherals
are accessed by using a designated spot in the data memory RAM. The alternative to memory-
mapped peripherals is separate-mapped peripherals, which are accessed via a memory block that
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is separate from the data memory. In this memory-mapped peripheral design, the stack is treated
as a peripheral. Since the stack is only used for storing the PC and SR during a call-return
sequence, not much space needs to be designated to stack. From memory spaces 0x3ff0 to 0x3fff
are designated to the stack and other peripheral uses.
3.1.3 Memory Architecture
Two main memory architectures that are commonly used in processors are Harvard and Von
Neumann. Von Neumann is a structure where the program and data memory both share one
block of memory. Typically, the data memory will start at address 0 (or some other arbitrary
address value) and fill upwards, while the program memory will start at the last address and fill
down.
Figure 3.4: Von Neumann memory structure with separate-mapped (left) vs. memory-mapped
(right) I/O peripherals
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For this processor, the Harvard memory architecture was implemented. This means that a
different memory block was used for the program memory and the data memory [26]. For the
DMF RISC processor, a read-only memory (ROM) block was used for the program memory,
since the program memory is never written to after the initial programming. A random-access
memory (RAM) block was used for the data memory, where the peripherals and stack are also
located. The memory and stack layout of this processor can be seen in Figure 3.5.
Figure 3.5: Harvard memory structure with memory-mapped I/O peripherals
Figure 3.6: Harvard memory structure with separate-mapped I/O peripherals
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3.1.4 Addressing Modes
Addressing modes allow the program writer to reference addresses in memory in different meth-
ods. Available in the DMF RISC is direct addressing mode, PC-relative addressing mode, and
register direct addressing mode using the general purpose registers. The program can also use the
SP as the address. How these addressing modes are implemented is talked about later, in section
3.3.1, specifically the load and store subsection. Figure 3.7 also visually explains the different
forms of addressing modes used in most basic RISC processors.
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Figure 3.7: Addressing mode types [9]
3.2 Hardware Implementation
There are many functional pieces that make up the hardware implementation of the DMF RISC
processor designed for this project. The DMF RISC processor was designed using Verilog hard-
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ware description language (HDL) at the register transfer level (RTL). Some features of the hard-
ware implementation are the four-stage pipeline, the arithmetic logic unit (ALU), the shifter,
the multiplier/divider unit, the register file, the cache memories, as well as the main memories
(program and data), and the phase-locked loop (PLL) clock generator (not pictured in Figure
3.8).
Figure 3.8: DMF RISC CPU Functional Block Diagram
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Pipeline Stage Pipeline
IF I0 I1 I2 I3 I4 I5 ...
OF I0 I1 I2 I3 I4 ...
EX I0 I1 I2 I3 ...
WB I0 I1 I2 ...
Clock Cycle 1 2 3 4 5 6 ...
Figure 3.9: Four-Stage Pipeline [4]
Instruction Fetch −→ Operand Fetch −→ Execute −→ Write Back
Figure 3.10: Four-Stage Pipeline Block Diagram[4]
3.2.1 Pipeline Design
The use of a pipeline is key for increasing the throughput rate of instructions being executed in
a CPU [27]. The four-stage pipeline in the DMF RISC Processor consists of the following four
stages: instruction fetch, operand fetch, instruction execution, and write-back. After the first
instruction is finished with the instruction fetch stage, the next instruction may enter the pipeline,
and so on. In the CPU implementation, it’s important to note the order that the instructions are
executed during any single clock cycle. Looking at Figure 3.9, if the processor is in clock cycle
4, there is an instruction in each of the pipeline stages. For the purpose of fixing any dependency
issues, the write-back stage with instruction I0 will be executed first, then the execution with
I1, then the operand fetch with I2 and finally, the instruction fetch with I3. The implications of
dependencies will be talked about more later in section 3.2.1.2.
3.2.1.1 Instruction Fetch
The instruction fetch (IF) stage is fairly straightforward. This stage consists of loading the next
instruction word from the program memory cache and transferring it into internal registers in
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the main CPU. The instruction word is generally broken up into the op-code and other relevant
pieces of the instruction word, such as operand values. The program counter is then incremented
to point to the next instruction word. The instruction fetch stage is also responsible for stalling
the processor if the next instruction will be a jump, call, return, load, or store. Any instruction
requiring a change in program counter or a second instruction word requires some processor
stalling to execute properly.
3.2.1.2 Operand Fetch
The operand fetch (OF) stage largely depends on the type of instruction being looked at. For
manipulation instructions, the original instruction word had two operands, two source registers,
and a destination register that the result is stored in. This data must be used to find which
general purpose registers are being used in this instruction, and obtain the data from within these
registers. The OF stage is also responsible for working out all dependency issues. In pipelining,
multiple dependency issues can be encountered, such as read after write (RAW), write after
read (WAR), and write after write (WAW). The one that is focused on being handled in this
pipeline structure is read after write. If two consecutive instructions use the same operand as
the destination operand, it is critical that the value from the first instruction be placed in the
operand before the next instruction is executed. To solve this problem, a technique called data
forwarding is called. The operand fetch stage is responsible for executing all data forwarding.
Data forwarding is the process of using internal registers to transfer the value of an operand after
an instruction is executed to the next instruction for execution with the proper number values. For
example, if an instruction that is the equivalent of R2 = R2 + R1 is followed by an instruction
that uses the value of R2 to multiply with R3, data forwarding will be needed because while
the addition instruction is in the execution phase, the multiplication instruction will be in the
operand fetch stage, where the values of the registers will be obtained. In this case, when the
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multiplication instruction is in the OF stage, instead of obtaining the value of R2 by looking in
the register file, the processor will use the result of the addition instruction as the value of R2.
Because there are many cases that could occur that would require data forwarding, the OF stage
is one of the most logic-heavy stages, with many conditional statements to make sure all bases
are covered.
3.2.1.3 Instruction Execution
Instruction execution (EX) is exactly what it sounds like, the actual execution of the instruction.
If the instruction is a manipulation instruction, the ALU, shifter, or multiplier/divider is used to
perform logic on the operands and store the result in an internal register. If the instruction is a
load or store, in this phase, the data will be stored to or loaded from memory. If the instruction is
a jump, call, or return, during this stage, the program counter will be set to the new location for
it to continue keeping track of instruction words in the program memory.
3.2.1.4 Write Back
In the write back phase, the result of the instruction execution is written back into the general
purpose destination register, if this applies. If the instruction was a flow control instruction, such
as a jump, call, or return, this phase will also be responsible for telling the processor there is no
longer a need to stall.
3.2.2 Cache Memory
Cache memory is an important feature when a processor would otherwise be reading/writing
from large, monolithic blocks of memory. In hardware, the blocks of memory being used for
program and data memory can be very large and far away from the CPU, making interactions
with these blocks take a long time. To solve this issue, often cache memories will be used. A
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cache memory is a smaller block of memory that temporarily stores relevant blocks of memory to
be used with the CPU. It is up to the architect to decide what makes a block of memory relevant,
and how much memory will be placed in cache at a time. For the DMF RISC processor, the
cache memories each contain 8 blocks of memory, where each block has 16 words.
The way this processor decides which blocks of memory are placed in cache (placement
strategy) are simply based on which addresses are used by the CPU. When an address is called
for by the CPU, the corresponding block will be moved into cache so the CPU can access that
address. Once the cache is full, a replacement strategy must be implemented to decide which
blocks will be overwritten to accommodate for the new block needed by the CPU. In this pro-
cessor, the replacement strategy is the block of memory that was used the longest time ago is the
one that will be replaced by the new block of memory.
There are a few ways to map the main memory blocks to blocks in cache.
• Associative: For a cache that is fully associative, any block in memory can be placed
anywhere in the cache. This means for a replacement strategy, all blocks in cache will
have to be compared to see which was the least recently used. A visual of this cache
organization can be seen in Figure 3.11.
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Figure 3.11: Fully associative cache organization[10]
• Direct: For a cache that is direct mapped, each block in main memory has a designated
block in cache, depending on the group bits in the address. Each address in main memory
is broken into parts that help for organizing where each block belongs. This organization
is broken down in a visual in Figure 3.12.
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Figure 3.12: Direct-mapped cache organization[10]
• Block-set Associative: Block-set associative can have any number of blocks, for example
4-way set associative or 2-way set associative. This organization method is in between
fully associative and direct mapped. Instead of only having one spot each memory block
can map to, like in direct-mapped, there are a set number of spots each block in memory
can map to. If the organization is 2-way set associative, like in Figure 3.13, there are 2
spots in cache each block in main memory will be able to map to.
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Figure 3.13: 2-way set associative cache organization[10]
Using an organization technique like direct-mapped or block-set associative makes it easier
to decide which blocks to replace when the cache is full. Sometimes, however, using these
methods makes no sense. For example, in the case of a program memory where the addresses
will usually be called chronologically, it might make more sense to use fully associative rather
than direct-mapped or block-set associative since the latter two will restrict how many relevant
blocks of program memory will be able to be in cache at a time. The DMF RISC Processor uses
2-way set associative to map the main memories to the cache.
There are some general properties that can be used to decide on an effective replacement
strategy for cache memory. These include temporal and spacial locality. Temporal locality is a
property of most programs where if a specific address in the memory is used by the CPU, it will
most likely be used again in the near future. Furthermore, spacial locality is a property that if an
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address in memory is used by the CPU, it is likely that addresses nearby will also be used in the
near future. This is especially true for the program memory, where generally, the addresses are
needed in chronological order, with the exception of the case of a jump, call, or return.
Once it has been decided that a block in cache will be replaced, it is also important to keep
track of if this block of memory needs to be written back to the main memory or not. If while in
the cache, a block of memory is at all written to, a write-back of that block will need to be done
to ensure that the main memory reflects the new state of that block of memory. It is important
to note that some memory blocks that do not have a write enable, like ROM, will not require a
write-back. This is true for program memory, in particular.
In the DMF RISC Processor, there are two cache memories, one for the data memory, and
one for the program memory. Since the memory structure was Harvard and then DM and PM
were separated, this was necessary. This can be seen in Figure 3.8.
3.2.3 Stalling
Stalling is required during any flow control instructions, such as jump, call, and return, as well as
for load and store, which use a second instruction word as the address in data memory being ac-
cessed. The stalling is required for different reasons for each of these cases. For the flow control
instructions, stalling is required because until the program counter is set to the new address, there
is no way to get the next instructions to execute. For the load and store, stalling is implemented
for only one clock cycle so that the instruction work with the memory address isn’t implemented
as an actual instruction. Additionally, because the data memory is being accessed, often a clock
cycle is needed to get the information from the data memory.
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Figure 3.14: Clock Phases
3.2.4 Clock Phases
For the best efficiency, a PLL is used to generate three clocks with phases 30° phase shifts. The
φ 1clock was used as the CPU clock. The other two, φ 2and φ 3were used as the cache/main mem-
ory clocks. Which clock was used for which memory block depended on if the main memory
was writing to cache or if cache was writing back to main memory. This clock layout made for
the most efficient memory-CPU execution.
3.3 Instruction Details
This section details the implementation of the different instruction types.
3.3.1 Load and Store
Load and store instructions are used to transfer data in and out of memory to general purpose
registers. The load/store operations require two instruction words. The first instruction word
(IW0) contains the opcode and an Rd, Ri, and Rj field. The Rifield is used to determine the
addressing mode of the instruction, the Rdfield is used to tell the processor which general purpose
register to load into, and the Rjfield is used to tell the processor which general purpose register
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to store from. The second instruction word (IW1) contains the address offset the CPU will use
to load or store. The instruction word breakdowns can be found in Figure 3.15.
31 26 25 21 20 16 15 11 10 0
Opcode Rd Ri R j Unused
31 0
Address Offset
Figure 3.15: Load and Store IW0 (top) and IW1 (bottom)
The addressing mode used depends on the value in the Rifield. The possible addressing
modes to be used are absolute, PC relative, SP, and register direct. A description of each of these
and their corresponding Rifield value can be found in Table 3.1.
Table 3.1: Addressing Mode Descriptions
Mode Ri Effective Address Value
Absolute 0 The value in the address field
PC Relative 1
The value of the PC register + the
value in the address field
SP 2
The value of the stack pointer (SP)
register
Register Direct 3-31 The value of the Ri register operand
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Table 3.2: Load and Store Instruction Details[4]
Instruction Mnemonic Opcode Function
Load LD 0x15
Load value from memory at the effective address
or I/O peripheral into the Rd register
Store ST 0x16
Store the value in the R j register into memory at
the effective address or I/O peripheral
3.3.2 Data Transfer
Data transfer instructions are the swap and copy instructions. These only require one instruction
word since they do not have an address offset. The swap and copy instructions solely deal with
register to register interaction. Swap swaps the values in two registers, while copy copies the
value from one register into another. The instruction word layout and instruction descriptions
can be seen in Figure 3.16 and Table 3.3, respectively.
31 26 25 21 20 16 15 0
Opcode Rd Ri Unused
Figure 3.16: Data Transfer Instruction Word
Table 3.3: Data Transfer Instruction Details[4]
Instruction Mnemonic Opcode Function
Copy CPY 0x17
Copy the value from the Ri register into the Rd
register
Swap SWP 0x18 Swap the values in the Rd and Ri registers
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3.3.3 Flow Control
Flow control instructions include all jumps, conditional and unconditional, as well as call and
return. The distinct difference between a jump and a call is that a jump can not be returned
from, whereas a call can. This is because during a call, the SR and PC are stored in stack so
that upon return the values can be retrieved from the stack and stored back into their respective
registers. For all of these, two instruction words are required, again an IW0 with the op-code and
addressing mode (and for a jump, conditional information), and an IW1 with the address offset.
The last 4 bits, C, N, V, Z, are all used to tell the condition of the jump. For a call and return,
these field values are ignored or left as 0s, since only the opcode and IW1 are needed for the call
and return instructions. The instruction word layouts can be found in Figure 3.17.
31 26 25 21 20 16 15 4 3 2 1 0
Opcode Unused Ri Unused C N V Z
31 0
Address Offset
Figure 3.17: Flow Control IW0 (top) and IW1 (bottom)
For conditional jumps, the status register is checked to see if the corresponding bit meets the
requirement for the jump before the jump is executed. This means sometimes there is a stall
in the CPU and then no jump is made because the condition fails. There are methods that can
be used to predict if the jump will fail or not, however these were not used in the DMF RISC
Processor. The conditional and unconditional jump descriptions can be found in Table 3.4.
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Table 3.4: Jump Condition Code Description[4]
C N V Z Mnemonic Description
0 0 0 0 JMP / JU Jump unconditionally
1 0 0 0 JC Jump if carry
0 1 0 0 JN Jump if negative
0 0 1 0 JV Jump if overflow
0 0 0 1 JZ Jump if zero / equal
0 1 1 1 JNC Jump if not carry
1 0 1 1 JNN Jump if not negative
1 1 0 1 JNV Jump if not overflow
1 1 1 0 JNZ Jump if not zero / not equal
Table 3.5: Flow Control Instruction Details[4]
Instruction Mnemonic Opcode Function
Jump JMP 0x19
Conditionally (or unconditionally) set the PC to
the effective address
Call CALL 0x1A
Write the PC followed by the SR onto the call
stack, set the PC to the effective address
Return RET 0x1B
Read the top of call stack into the SR, then read
the next value into the PC
3.3.4 Manipulation Instructions
Manipulation instructions are some of the more basic instructions that manipulate the contents
of registers. These include adding, subtracting, multiplying, and dividing, as well a logical
manipulation, such as AND, OR, XOR, and NOT. These instructions all take Ri and Rjfields and
use the contents in the corresponding registers to perform the manipulation. The Rd register is
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the destination register because the result of the manipulation gets stored in this register. The
Ri and Rj registers are referred to as the source registers. In some cases, like the multiply and
divide instructions, the Ri register contents will also be replaced by results of the manipulation
instruction.
31 26 25 21 20 16 15 11 10 0
Opcode Rd Ri R j Unused
Figure 3.18: Manipulation Instruction Instruction Word
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Table 3.6: Manipulation Instruction Details
Instruction Mnemonic Opcode Function
Add ADD 0x1 Store Ri +R j in Rd
Subtract SUB 0x2 Store Ri −R j in Rd
Add constant ADDC 0x3 StoreRi +R j in Rd , where R j is a
constant
Subtract constant SUBC 0x4 Store Ri −R j in Rd , where R j is a
constant
Multiply MUL 0x8 Store the most significant half of Ri ×R j
in Riand the least significant half Rd
Divide DIV 0x9 Store the quotient of Ri/R j in Rdand the
remainder in Ri
Exclusive OR XOR 0xA Store Ri⊕R j in Rd
Invert NOT 0x11 Store ∼ Ri in Rd , ignores R j field
AND AND 0x13 Store Ri •R j in Rd
OR OR 0x14 Store Ri OR R j in Rd
3.3.4.1 Shift and Rotate
Last, the shift and rotate instructions are used to shift and rotate values in registers a certain
number of times. For these instructions, the value in the Ri register is the one shifted or rotated,
and then stored in the Rd register
. The number of times the value is shifted or rotated is dependent on the value in the Rj field.
In the DMF RISC Processor, the value will not shift more than 4 times to the right or left.
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Table 3.7: Shift and Rotate Instruction Details









Shift Ri right arithmetically by R j
bits and store in Rd
Rotate right ROTR 0x5
Rotate Ri right by R j bits and store
in Rd
Rotate left ROTL 0xC





Rotate Ri left through negative bit in




Rotate Ri left through zero bit in SR




Rotate Ri right through negative bit




Rotate Ri right through zero bit in
SR by R j bits and store in Rd
Chapter 4
GCC Back End Alterations
This chapter discusses what changes were made to the back end of GCC with respect to the
OR1k files to match the opcodes of the DMF RISC processor.
4.1 OR1k Structure
The Open RISC 1000 Processor (OR1k) is supported by the GCC C compiler. This means there
are a collection of files that can be used in the back end of GCC to port the intermediate language
or RTL to be compatible binary machine code with the processor. The OR1k is the closest
processor to the DMF RISC Processor, so it is the only one that could be used with some basic
opcode manipulation.
4.1.1 General Structure
The OR1k is somewhat complicated in its instruction set as it has its instructions divided by
addressing mode. Some instructions that have an immediate addressing mode (where a constant
is used in the manipulation), have a standard 6-bit op code followed by a destination and source
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register and then the 16-bit constant value. This, however, is not how all instructions work.
Other instructions that use register-register for manipulation have a general 6-bit opcode in the
beginning, the three registers (5-bits each, destination, A, and B), followed by some unused bits
and then 4-5 bits of a specific opcode at the end of the instruction word. This differs from the
DMF RISC processor majorly, and causes some misalignment when trying to match the OR1k
instruction words to the DMF RISC processor’s.
4.1.2 Alterations made to OR1K Back End
The alterations made to the OR1k filed in the back end of GCC were simply the changing of the
opcode values.
4.2 GCC Back End
GCC’s back end is used for porting the IR to the machine code compatible with a specific pro-
cessor. By default, this processor is the machine the code is being compiled and run on, but other
processor architectures can be chosen, like in this case, the OR1k processor.
4.2.1 Altered Files
The files that needed to be altered to create machine code that is compatible with the DMF RISC
Processor were limited to the OR1k files. In the file path ../toolchain/binutils/opcodes, there are
a list of 8 files that coincide with creating the machine code for an OR1k processor, specifically.
The files are:
• or1k-asm.c
• or1k-desc.c : tables of opcode output values
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• or1k-desc.h : contains actual opcode values, as well as other opcode relevant enumerations
(enums) used in or1k-desc.c
• or1k-dis.c
• or1k-ibld.c
• or1k-opc.c : contains some opcode structures, and also how the instructions will be printed
in the disassembly file
• or1k-opc.h : contains some enums that are used in or1k-opc.c
• or1k-opinst.c
The main file that was edited was the or1k-opc.c since it contained the opcode values that needed
to be altered. These specific opcodes were hard-coded into their shifted bit positions in an enum
table, as can be seen in Figure 4.1. The last line of code in these blocks includes a hex number
that is 8 digits long (or 32 bits, the length of one instruction word). The most significant six
bits of these hex numbers are the opcode for the corresponding instruction. For example, the
opcode of the immediate add instruction for the OR1k processor is 0x27, or decimal 39. Since
this opcode needs to be in the most significant 6 bits, however, this is shifted up and the bits go
from least significant spaces to most significant spaces, as can be seen in Figure 4.3. Since in the
DMF RISC processor the opcode for an immediate add instruction is simply 0x03, this shifted
to the left twice would be 0x0C, as seen in Figure 4.2.
Figure 4.1: or1k-opc.c before changes
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Figure 4.2: or1k-opc.c after changes
Figure 4.3: Bits (0x27) shifted to most significant 6 bits to make 0x9C
4.2.2 Resulting Output
The resulting output is a disassembly file with machine code that matches the instruction word
format of the DMF RISC processor. This was obtained and can be seen the lines below in Figure
4.5 with addi instructions. When compared to Figure 4.4, its clear that the opcode for the addi
instruction has been changed successfully. This was the only opcode change implemented, so
this is the only opcode that will have a difference between Figure 4.4 and 4.5.
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Figure 4.4: Disassembly of hello-world.c for OR1k processor
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Figure 4.5: Disassembly of hello-world.c for DMF RISC processor
4.2.3 Changes Not Implemented
A full scale port to the back end of GCC was not implemented for this project. A full scale
port requires much more time and a deeper understanding of the GCC back end, the ABI of the
processor/GCC, and much more. This, however, would be how the DMF RISC processor would
be able to run any C code compiled to it, without having to fix the instruction word structure of the
DMF RISC processor. Additionally, had the opcode porting with the OR1k processor worked, it
would have only been with certain simple instructions, such as the manipulation and data transfer
instructions. Most likely no instructions that accessed memory would have been functioning, as
well as any flow control instructions, like jumps and calls. These would all require a bit more
manipulation to the OR1k files and the instruction word formats to match them to the DMF RISC
processor (or vice versa). At that point, doing a full port of the back end of GCC to the DMF
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RISC processor would make for a more simple fully functioning processor to compiled C code.
Chapter 5
Tests and Results
This chapter discusses the results of the compiled C code run on the DMF RISC Processor.
5.1 Test of Basic Program
A program titled hello-world.c was used to test the process of compiling to the DMF RISC pro-
cessor. Hello-world.c was a very short and simple program, and can be seen in Program Listing
I.11. The program simply initializes an int variable (x), sets it equal to 5 and then increments it
by 1. This will be a simple enough program to see some instructions be used, but not too com-
plicated for GCC to generate assembly instructions not supported by the DMF RISC Processor.
5.1.1 Compiled Using GCC
The C code was compiled, and the new opcodes were able to be seen in the machine code that was
run in the DMF processor. The machine code that was output from compiling hello-world.c can
be seen in 4.5. This assembly code was inputted into the mif file that the DMF RISC Processor
uses to initialize the program memory, and the program was tested. The output was successful,
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as can be seen in 5.1.
5.1.2 Run in Processor
Register 17 is the one the OR1k back end of GCC decided to use for the variable declared in the
hello-world.c program. It can be seen after the program counter (PC) switches to 0x8, the output
of R17 becomes 5, which is the reflection of the declared integer x being initialized to 5. Then,
a few instructions later, when the PC switches to 0xB, the value in register 17 switches to 6, a
reflection of integer x being incremented by 1.
Figure 5.1: Output waveform for hello-world.c run on DMF RISC Processor
5.1.3 Challenges of using OR1k Back end
There were a few challenges to using the back end of a processor that was not designed exactly
the same as the DMF RISC Processor. The issues are as follows:
1. The supported instructions are not the same. The OR1k has instructions that the DMF
RISC Processor does not support, and vice versa. Therefore, when the GCC compiles the
c code into assembly for the OR1k, all functionality can not necessarily be ported over
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to the DMF RISC Processor. This is one reason why it may be more beneficial to do a
complete back end port of GCC rather than simply an opcode port. The solution to this
was instructions that were unsupported by the DMF RISC Processor were given opcodes
of 0 (equivalent to a nop in the DMF RISC) so that it would not be mistaken for a different
instruction. These instructions were unused or irrelevantly used in the assembly code
generated for hello-world.c
2. Originally, the DMF RISC Processor was a 2-operand processor (destination = destination
(operand) source) while the OR1k is a 3 operand (destination = source (operand) source).
The DMF RISC Processor had to be manipulated a bit to make into a 3-operand processor
to match the OR1k assembly code GCC outputted. It was too difficult to change the OR1k
back end to support the 2-operand instructions.
3. It was very tedious and time-consuming to find the part of the back end where the opcodes
needed to be changed. Eventually, they were found in or1k-opc.c, but the way the opcodes
were hard coded in made them difficult to find. As talked about in section 4.2.1, the
opcodes were pre-shifted to be in the most significant 6 bits of the instruction word. The
opcodes would have been much easier to find if they were put into the code as is, and
GCC shifted them into the most significant 6 bit positions. As much work as porting the
entire back end of GCC to a new processor would have been, it might have taken a similar
amount of time to figuring out the OR1k back end enough to alter the opcodes to match
the DMF RISC Processor.
4. There is no control over how GCC converts the C code to assembly. There were so many
extra unnecessary instructions generated by the GCC compilation process that might be
necessary for the OR1k, but weren’t for the much simpler DMF RISC. Luckily, these
extra instructions were able to be ignored in the DMF RISC, but it takes up extra program
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memory space to have unnecessary instructions, which could be eliminated by doing a full
port to the back end of GCC.
Chapter 6
Conclusions
This chapter discusses future work that could be completed as well as the conclusions from this
project.
6.1 Future Work
In the future, the processor could be more fully integrated with the GCC compiler by improving
two key things:
1. The instructions in the processor, and maybe the structure of their instruction words
2. The number of instructions/opcodes compatible with the GCC compiler
6.1.1 Processor Improvements
Since much of the time spent on this processor was to convert it from a 14-bit (original require-
ments from a class) to a 32-bit, extra critical instructions were not added to create a complete
instruction set. Instructions such as a move instruction, as well as more data transfer instructions
6.2 Project Conclusions 58
that would add and remove items from stack (typically push and pop) were not implemented in
this processor, but are used by the GNU Assembler.
Additionally, the processor could be converted to allow for three operands, a destination and
two sources. Most processors operate like this nowadays, however, this processor was a very
basic RISC design. It is much easier to port a processor to C, however, if it is capable of three
operands.
Other components that would improve the processor functionality would be creating different
features, as talked about in Section 2.1.2, such as out-of-order execution and branch predictions.
Since this project was mostly to prove the availability of nearly any processor to be ported to
GCC, these extra tasks were unnecessary, but could be implemented for future improvements.
6.1.2 More Compatible Instruction Words
The DMF RISC processor was not intended to be directly ported to GCC. Since instead the
OR1k model was used and the simple binary of the opcodes were to be changed to be compatible
with opcodes in the DMF RISC processor, the port was not done to its full potential. Using a
tool called CGEN, new processors can be entirely ported to GCC for any C code to compile to
cleanly. In the future, this would be another main goal, to create all the additional files needed
(typically a list of 7/8 files) to completely port the back end of GCC to the DMF RISC processor.
This would most likely be an easier task if the aforementioned changes to the processor were
first made.
6.2 Project Conclusions
Unfortunately, due to the development environment, the port of the DMF RISC processor to the
back end of GCC through the OR1k files was unsuccessful. That does not mean, however, that
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with more work, this could not be done. Even still, processors and compilers were explored in
Chapters 2 and 3, and a deeper understanding of their workings was obtained. Every project
attempt will not be successful, and sometimes it is the failures we learn most from. In the end,
a solid processor was designed and redesigned, and a GCC back end was altered to what should
have made the machine code compatible. Much was learned from this experience, and that is the
main goal of any academic project.
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Appendix I
Source Code
I.1 DMF RISC Verilog Code Main File
1 module dmf_RISC621_cache_v ( Rese tn_p in , Clock_pin , SW_pin ,
D i s p l a y _ p i n ) ;
2 / /
−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−
3 / / The code has been on ly t e s t e d f o r t h e i n s t r u c t i o n s e q u e n c e
c u r r e n t l y
4 / / l o a d e d i n rom1 . A d d i t i o n a l l o g i c may be r e q u i r e d f o r
o t h e r i n s t r c u t i o n
5 / / s e q u e n c e s . DxP Oc tobe r 2014 .
6 / /
−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−
I.1 DMF RISC Verilog Code Main File I-2
7 i n p u t Rese tn_p in , C lock_p in ;
8 i n p u t [ 4 : 0 ] SW_pin ; / / Four s w i t c h e s and one push − b u t t o n
9 o u t p u t [ 7 : 0 ] D i s p l a y _ p i n ; / / 8 LEDs
10 / /
−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−
11 / / −− D e c l a r e machine c y c l e and i n s t r u c t i o n c y c l e p a r a m e t e r s
12 / /
−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−
13 p a r a m e t e r [ 2 1 : 0 ] ADD_IC=22 ’ b01 , SUB_IC=22 ’ b10 , ADDC_IC=22 ’ b11
,
14 SUBC_IC =22 ’ b100 , ROTR_IC=22 ’ b101 , MUL_IC=22 ’ b1000 , DIV_IC
=22 ’ b1001 ,
15 XOR_IC=22 ’ b001010 , SHRL_IC = 22 ’ b001011 , ROTL_IC=22 ’ b001100
, RLN_IC = 22 ’ b001101 ,
16 RLZ_IC = 22 ’ b001110 , RRN_IC=22 ’ b001111 , RRZ_IC = 22 ’ b010000
, NOT_IC = 22 ’ b010001 ,
17 SHRA_IC = 22 ’ b010010 , AND_IC = 22 ’ b010011 , OR_IC = 22 ’
b010100 , LD_IC = 22 ’ b010101 ,
18 ST_IC = 22 ’ b010110 , CPY_IC = 22 ’ b010111 , SWAP_IC = 22 ’
b011000 , JMP_IC = 22 ’ b011001 ,
19 CALL_IC = 22 ’ b011010 , RET_IC = 22 ’ b011011 ;
20
I.1 DMF RISC Verilog Code Main File I-3
21 p a r a m e t e r [ 3 : 0 ] JU = 4 ’ b0000 , JC1 = 4 ’ b1000 , JN1 = 4 ’ b0100 ,
JV1 = 4 ’ b0010 ,
22 JZ1 = 4 ’ b0001 , JC0 = 4 ’ b0111 , JN0 = 4 ’ b1011 , JV0 = 4 ’ b1101 ,
JZ0 = 4 ’ b1110 ;
23 / /
−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−
24 / / −− D e c l a r e i n t e r n a l s i g n a l s
25 / /
−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−
26 r e g [ 3 1 : 0 ] R [ 3 1 : 0 ] ;
27 r e g WR_DM, s t a l l _ m c 0 , s t a l l _ m c 1 , s t a l l _ m c 2 , s t a l l _ m c 3 ;
28 r e g [ 3 1 : 0 ] PC , IR3 , IR2 , IR1 , MAB, MAX, MAeff , ADeff , SP ,
DM_in , IPDR ;
29 r e g [ 3 1 : 0 ] TA, TB , TALUH, TALUL, q u o t i e n t , r ema inde r , TBST ;
30 r e g [ 1 1 : 0 ] TSR , SR ;
31 r e g [ 7 : 0 ] D i s p l a y _ p i n ;
32 r e g [ 3 2 : 0 ] TALUout ;
33 wi r e [ 3 1 : 0 ] PM_out , DM_out ;
34 wi r e Done_DM , Done_PM ;
35 wi r e C , C lock_no t ;
36 r e g [ 6 3 : 0 ] p r o d u c t ;
37 i n t e g e r Ri1 , Rj1 , Ri2 , Rj2 , Ri3 , Rj3 , Rd1 , Rd2 , Rd3 ;
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38 / /
−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−
39 / / In t h i s a r c h i t e c t u r e we a r e u s i n g a c o m b i n a t i o n o f
s t r u c t u r a l and
40 / / b e h a v i o r a l code . Care has t o be e x e r c i s e d b e c a u s e t h e
v a l u e s a s s i g n e d
41 / / i n t h e p r o c e s s a r e v i s i b l e o u t s i d e o f i t on ly d u r i n g t h e
n e x t c l o c k
42 / / c y c l e . The CPU compr i s ed o f t h e DP and CU i s mode l l ed as
a c o m b i n a t i o n
43 / / o f CASE and IF s t a t e m e n t s ( b e h a v i o r a l ) . The memories a r e
c a l l e d w i t h i n
44 / / t h e s t r u c t u r a l p a r t o f t h e code . We c o u l d model t h e
memories a s
45 / / a r r a y s , b u t t h a t would r e s u l t i n l e s s t h a n o p t i m a l memory
46 / / i m p l e m e n t a t i o n s . Also , l a t e r on we w i l l want t o add an
h i e r a r c h i c a l
47 / / memory subsys t em .
48 / /
−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−
49 / / S t r u c t u r a l s e c t i o n o f t h e code . The o r d e r o f t h e
a s s i g n m e n t s doesn ’ t
50 / / m a t t e r . Concur rency !
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51 / /
−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−
52 a s s i g n Clock_no t = ~ Clock_p in ;
53
54 dmf_DM_system_v DM ( Rese tn _p in , Clock_pin , WR_DM,
MAeff , DM_in , DM_out , Done_DM) ;
55 dmf_PM_system_v PM ( Rese tn_p in , Clock_pin , PC ,




58 / / B e h a v i o r a l s e c t i o n o f t h e code . Ass ignmen t s a r e e v a l u a t e d
i n o r d e r , i . e .
59 / / s e q u e n t i a l l y . New a s s i g n e d v a l u e s a r e v i s i b l e o u t s i d e t h e
a lways b l o c k
60 / / on ly a f t e r i t i s e x i t . L a s t a s s i g n e d v a l u e w i l l be t h e
e x i t v a l u e .
61 / /
−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−
62 always@ ( posedge Clock_no t )
63 / /
−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−
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64 / / The r e s e t i s a c t i v e low and c l o c k s y n c h r o n o u s . For
v e r i f i c a t i o n / s i m u l a t i o n
65 / / p u r p o s e s i t i s n e c e s s a r y i n t h i s c a s e t o i n i t i a l i z e t h e
v a l u e o f some
66 / / r e g i s t e r s .
67 / /
−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−
68 i f ( R e s e t n _ p i n == 1)
69 b e g i n
70 PC = 32 ’ h00000000 ;
71 R[ 0 ] = 0 ; R[ 1 ] = 0 ; R[ 2 ] = 0 ; R[ 3 ] = 0 ; R[ 4 ] = 0 ;
72 R[ 5 ] = 0 ; R[ 6 ] = 0 ; R[ 7 ] = 0 ; R[ 8 ] = 0 ; R[ 9 ] = 0 ;
73 R[ 1 0 ] = 0 ; R[ 1 1 ] = 0 ; R[ 1 2 ] = 0 ; R[ 1 3 ] = 0 ; R[ 1 4 ] = 0 ;
74 R[ 1 5 ] = 0 ; R[ 1 6 ] = 0 ; R[ 1 7 ] = 0 ; R[ 1 8 ] = 0 ; R[ 1 9 ] = 0 ;
75 R[ 2 0 ] = 0 ; R[ 2 1 ] = 0 ; R[ 2 2 ] = 0 ; R[ 2 3 ] = 0 ; R[ 2 4 ] = 0 ;
76 R[ 2 5 ] = 0 ; R[ 2 6 ] = 0 ; R[ 2 7 ] = 0 ; R[ 2 8 ] = 0 ; R[ 2 9 ] = 0 ;
77 R[ 3 0 ] = 0 ; R[ 3 1 ] = 0 ;
78 / / N e c e s s a r y f o r sim
79 / / The i n i t i a l i z a t i o n o f t h e s t a l l _ m c s i g n a l s i s n e c e s s a r y f o r
t h e c o r r e c t
80 / / s t a r t u p o f t h e p i p e l i n e .
81 s t a l l _ m c 0 = 0 ; s t a l l _ m c 1 = 1 ; s t a l l _ m c 2 = 1 ; s t a l l _ m c 3 =
1 ;
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82 / / A l l IRs a r e i n i t i a l i z e d t o t h e " don ’ t c a r e OpCode v a l u e 0
x f f f f
83 IR1 = 32 ’ h00000000 ; IR2 = 32 ’ h00000000 ; IR3 = 32 ’
h00000000 ;
84 TALUout = 0 ;
85 TALUH = 0 ;
86 TALUL = 0 ;
87 TSR = 0 ;
88 SR = 0 ;
89 p r o d u c t = 0 ;
90 TA = 0 ;
91 TB = 0 ;
92 D i s p l a y _ p i n = 0 ;
93 Ri1 = 0 ; Ri2 = 0 ; Ri3 = 0 ;
94 Rj1 = 0 ; Rj2 = 0 ; Rj3 = 0 ;
95 Rd1 = 0 ; Rd2 = 0 ; Rd3 = 0 ;
96 SP = 32 ’ h00003FF0 ; / / may have t o change
97 WR_DM = 1 ’ b0 ;
98 / / MAeff = 14 ’ b0 ;
99 MAB = 32 ’ b00000000 ;
100 MAX = 32 ’ b00000000 ;
101 end
102 e l s e i f ( Done_PM == 1 ’ b0 | | Done_DM == 1 ’ b0 ) b e g i n
103 SR = SR ;
104 IR1 = IR1 ;
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105 IR2 = IR2 ;
106 IR3 = IR3 ;
107 TA = TA;
108 TB = TB ;
109 Ri1 = Ri1 ;
110 Rj1 = Rj1 ;
111 Ri2 = Ri2 ;
112 Rj2 = Rj2 ;
113 Ri3 = Ri3 ;
114 Rj3 = Rj3 ;
115 Rd1 = Rd1 ;
116 Rd2 = Rd2 ;
117 Rd3 = Rd3 ;
118 end
119 e l s e b e g i n
120 WR_DM = 1 ’ b0 ;
121 / /
−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−
122 / / MC3 i s e x e c u t e d f i r s t b e c a u s e i t s a s s i g n m e n t s might be
needed by MC2 or MC1
123 / / t o r e s o l v e d a t a o r c o n t r o l D/H.
124 / /
−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−
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125 i f ( s t a l l _ m c 3 == 0) b e g i n c a s e ( IR3 [ 3 1 : 2 6 ] )
126 / /
−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−
127 LD_IC : b e g i n
128 i f ( MAeff [ 3 1 : 2 2 ] == 10 ’ h3FF )
129 i f ( MAeff [ 2 1 : 0 ] == 22 ’ hF ) R[ Rd3 ] = SP ;
130 e l s e R[ Rd3 ] = {27 ’ b000000000 , SW_pin } ;
131 e l s e R[ Rd3 ] = DM_out ; end
132 ST_IC : b e g i n
133 WR_DM = 1 ’ b0 ;
134 i f ( MAeff [ 3 1 : 2 2 ] == 10 ’ h3FF )
135 i f ( MAeff [ 2 1 : 0 ] == 22 ’ hF ) SP = TBST ;
136 e l s e D i s p l a y _ p i n = TBST [ 7 : 0 ] ;
137 e l s e ; end
138 CPY_IC : b e g i n R[ Rd3 ] = TALUL; end
139 SWAP_IC : b e g i n
140 R[ Rd3 ] = TALUL;
141 R[ Ri3 ] = TALUH; end
142 JMP_IC : b e g i n c a s e ( IR3 [ 3 : 0 ] )
143 JU : b e g i n PC = ADeff ; end
144 JC1 : b e g i n
145 i f ( SR [ 1 1 ] == 1) PC = ADeff ;
146 e l s e PC = PC ; end
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147 JN1 : b e g i n
148 i f ( SR [ 1 0 ] == 1) PC = ADeff ;
149 e l s e PC = PC ; end
150 JV1 : b e g i n
151 i f ( SR [ 9 ] == 1) PC = ADeff ;
152 e l s e PC = PC ; end
153 JZ1 : b e g i n
154 i f ( SR [ 8 ] == 1) PC = ADeff ;
155 e l s e PC = PC ; end
156 JC0 : b e g i n
157 i f ( SR [ 1 1 ] == 0) PC = ADeff ;
158 e l s e PC = PC ; end
159 JN0 : b e g i n
160 i f ( SR [ 1 0 ] == 0) PC = ADeff ;
161 e l s e PC = PC ; end
162 JV0 : b e g i n
163 i f ( SR [ 9 ] == 0) PC = ADeff ;
164 e l s e PC = PC ; end
165 JZ0 : b e g i n
166 i f ( SR [ 8 ] == 0) PC = ADeff ;
167 e l s e PC = PC ; end
168 e n d c a s e
169 s t a l l _ m c 0 = 1 ; end
170 CALL_IC : b e g i n
171 MAeff = SP ;
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172 WR_DM = 1 ’ b1 ;
173 DM_in = {{2{SR [ 1 1 ] } } , SR } ;
174 PC = MAB + MAX;
175 s t a l l _ m c 0 = 1 ; end
176 / / SP = SP − 1 ’ b1 ; end
177 / / s t a l l _ m c 3 = 1 ; end
178 RET_IC : b e g i n
179 PC = DM_out ;
180 s t a l l _ m c 0 = 1 ; end
181
182 MUL_IC , DIV_IC : b e g i n
183 R[ Rd3 ] = TALUH;
184 R[ Ri3 ] = TALUL;
185 SR = TSR ;
186 D i s p l a y _ p i n = R[ IR3 [ 3 : 0 ] ] [ 7 : 0 ] ; end
187
188 ADD_IC , SUB_IC , ADDC_IC , SUBC_IC , NOT_IC , AND_IC , OR_IC ,
SHRA_IC ,
189 ROTR_IC , ROTL_IC , XOR_IC , SHRL_IC , RRN_IC , RRZ_IC , RLN_IC ,
RLZ_IC :
190 b e g i n
191 R[ Rd3 ] = TALUH;
192 SR = TSR ;
193 D i s p l a y _ p i n = R[ IR3 [ 3 : 0 ] ] [ 7 : 0 ] ; end
194
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195 d e f a u l t : ; e n d c a s e end
196 / /
−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−
197 i f ( s t a l l _ m c 2 == 0) b e g i n c a s e ( IR2 [ 3 1 : 2 6 ] )
198 / /
−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−
199 JMP_IC : b e g i n
200 ADeff = MAB + MAX;
201 WR_DM = 1 ’ b0 ;
202 s t a l l _ m c 0 = 1 ; end
203 LD_IC : b e g i n
204 MAeff = MAB + MAX;
205 WR_DM = 1 ’ b0 ;
206 s t a l l _ m c 0 = 0 ; end
207 ST_IC : b e g i n MAeff = MAB + MAX;
208 i f ( MAeff [ 3 1 : 2 6 ] != 10 ’ h3FF ) b e g i n
209 WR_DM = 1 ’ b1 ;
210 DM_in = TB ;
211 TBST = TB ; end
212 e l s e WR_DM = 1 ’ b0 ;
213 s t a l l _ m c 0 = 0 ; end
214 CPY_IC : b e g i n TALUL = TB ;
215 i f (TALUL == 32 ’ b0 ) TSR [ 8 ] = 1 ;
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216 e l s e TSR [ 8 ] = 0 ; end
217 SWAP_IC : b e g i n TALUH = TA; TALUL = TB ; end
218 CALL_IC : b e g i n
219 WR_DM = 1 ’ b1 ;
220 MAeff = SP ;
221 DM_in = PC ;
222 SP = SP − 1 ’ b1 ;
223 s t a l l _ m c 0 = 1 ; end
224 / / s t a l l _ m c 2 = 1 ; end
225 RET_IC : b e g i n
226 WR_DM = 1 ’ b0 ;
227 MAeff = SP ;
228 / / PC = DM_out ;
229 SP = SP + 1 ’ b1 ;
230 s t a l l _ m c 0 = 1 ; end
231 / /
−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−
232 / / For a l l a s s i g n m e n t s t h a t t a r g e t TALUH we use TALUout . Th i s
i s 15− b i t s wide
233 / / t o a c c o u n t f o r t h e v a l u e o f t h e c a r r y when n e c e s s a r y .
234 / /
−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−
235 ADD_IC , ADDC_IC : b e g i n
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236 TALUout = TA + TB ;
237 TSR [ 1 1 ] = TALUout [ 1 4 ] ; / / Ca r ry
238 TSR [ 1 0 ] = TALUout [ 1 3 ] ; / / N e g a t i v e
239 TSR [ 9 ] = ( ( TA[ 1 3 ] ~^ TB [ 1 3 ] ) & TA[ 1 3 ] ) ^ ( TALUout [ 1 3 ] & (
TA[ 1 3 ] ~^ TB [ 1 3 ] ) ) ; / / V Overf low
240 i f ( TALUout [ 3 1 : 0 ] == 32 ’ h0000 ) TSR [ 8 ] = 1 ; / / Zero
241 e l s e TSR [ 8 ] = 0 ; TALUH = TALUout [ 3 1 : 0 ] ; end
242 SUB_IC , SUBC_IC : b e g i n
243 TALUout = TA − TB ;
244 TSR [ 1 1 ] = TALUout [ 1 4 ] ; / / Ca r ry
245 TSR [ 1 0 ] = TALUout [ 1 3 ] ; / / N e g a t i v e
246 TSR [ 9 ] = ( ( TA[ 1 3 ] ~^ TB [ 1 3 ] ) & TA[ 1 3 ] ) ^ ( TALUout [ 1 3 ] & (
TA[ 1 3 ] ~^ TB [ 1 3 ] ) ) ; / / V Overf low
247 i f ( TALUout [ 3 1 : 0 ] == 32 ’ h0000 ) TSR [ 8 ] = 1 ; / / Zero
248 e l s e TSR [ 8 ] = 0 ; TALUH = TALUout [ 3 1 : 0 ] ; end
249 MUL_IC : b e g i n
250 p r o d u c t = TA * TB ;
251 TALUH = p r o d u c t [ 6 3 : 3 2 ] ;
252 TALUL = p r o d u c t [ 3 1 : 0 ] ;
253 TALUout = {TALUH, TALUL[ 3 1 ] } ;
254 i f ( p r o d u c t == 0) TSR [ 8 ] = 1 ; / / z e r o
255 e l s e TSR [ 8 ] = 0 ;
256 TSR [ 1 0 ] = p r o d u c t [ 6 3 ] ; end / / n e g a t i v e
257 DIV_IC : b e g i n
258 q u o t i e n t = TA / TB ; r e m a i n d e r = TA % TB ;
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259 TALUH = q u o t i e n t ;
260 TALUL = r e m a i n d e r ;
261 i f ( q u o t i e n t == 0) TSR [ 8 ] = 1 ; / / z e r o
262 e l s e TSR [ 8 ] = 0 ;
263 TSR [ 1 0 ] = q u o t i e n t [ 3 1 ] ; end / / n e g a t i v e
264 NOT_IC : b e g i n
265 TALUout = ~TA;
266 TALUH = TALUout [ 3 1 : 0 ] ;
267 i f (TALUH[ 3 1 : 0 ] == 32 ’ h00000000 ) TSR [ 8 ] = 1 ; / / z e r o
268 e l s e TSR [ 8 ] = 0 ;
269 TSR [ 1 0 ] = TALUH[ 3 1 ] ; end / / n e g a t i v e
270 AND_IC : b e g i n
271 TALUout = TA & TB ;
272 TALUH = TALUout [ 3 1 : 0 ] ;
273 TSR [ 1 0 ] = TALUH[ 3 1 ] ; / / N e g a t i v e
274 i f (TALUH[ 3 1 : 0 ] == 32 ’ h00000000 ) TSR [ 8 ] = 1 ; / / Zero
275 e l s e TSR [ 8 ] = 0 ; end
276 OR_IC : b e g i n
277 TALUout = TA | TB ;
278 TALUH = TALUout [ 3 1 : 0 ] ;
279 TSR [ 1 0 ] = TALUH[ 3 1 ] ; / / N e g a t i v e
280 i f (TALUH[ 3 1 : 0 ] == 32 ’ h00000000 ) TSR [ 8 ] = 1 ; / / Zero
281 e l s e TSR [ 8 ] = 0 ; end
282 XOR_IC : b e g i n
283 TALUout = TA ^ TB ;
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284 TALUH = TALUout [ 3 1 : 0 ] ;
285 TSR [ 1 0 ] = TALUH[ 3 1 ] ; / / N e g a t i v e
286 i f (TALUH[ 3 1 : 0 ] == 32 ’ h00000000 ) TSR [ 8 ] = 1 ; / / Zero
287 e l s e TSR [ 8 ] = 0 ; end
288 SHRL_IC : b e g i n / / s h i f t r i g h t l o g i c
289 c a s e ( IR2 [ 1 : 0 ] )
290 2 ’ b00 : b e g i n TALUH = TA; end
291 2 ’ b01 : b e g i n TALUH[ 3 1 ] = 1 ’ b0 ; TALUH[ 3 0 : 0 ] =TA [ 3 1 : 1 ] ; end
292 2 ’ b10 : b e g i n TALUH[ 3 1 : 3 0 ] = 2 ’ b0 ; TALUH[ 2 9 : 0 ] =TA [ 3 1 : 2 ] ;
end
293 2 ’ b11 : b e g i n TALUH[ 3 1 : 2 9 ] = 3 ’ b0 ; TALUH[ 2 8 : 0 ] =TA [ 3 1 : 3 ] ;
end e n d c a s e end
294 SHRA_IC : b e g i n
295 c a s e ( IR2 [ 1 : 0 ] )
296 2 ’ b00 : b e g i n TALUH = TA; end
297 2 ’ b01 : b e g i n TALUH[ 3 1 ] =TA [ 3 1 ] ; TALUH[ 3 0 : 0 ] =TA [ 3 1 : 1 ] ;
end
298 2 ’ b10 : b e g i n
299 TALUH[ 3 1 ] =TA [ 3 1 ] ; TALUH[ 3 0 ] =TA [ 3 1 ] ; TALUH[ 2 9 : 0 ] =TA
[ 3 1 : 2 ] ; end
300 2 ’ b11 : b e g i n TALUH[ 3 1 ] =TA [ 3 1 ] ; TALUH[ 3 0 ] =TA [ 3 1 ] ;
301 TALUH[ 2 9 ] =TA [ 3 1 ] ; TALUH[ 2 8 : 0 ] =TA [ 3 1 : 3 ] ; end e n d c a s e
end
302 ROTL_IC : b e g i n
303 c a s e ( IR2 [ 1 : 0 ] )
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304 2 ’ b00 : b e g i n TALUH = TA; end
305 2 ’ b01 : b e g i n TALUH[ 0 ] = TA [ 3 1 ] ; TALUH[ 3 1 : 1 ] =TA [ 3 0 : 0 ] ;
end
306 2 ’ b10 : b e g i n TALUH[ 0 ] = TA [ 3 1 ] ; TALUH[ 1 ] = TA [ 3 0 ] ;
TALUH[ 3 1 : 2 ] = TA [ 2 9 : 0 ] ; end
307 2 ’ b11 : b e g i n TALUH[ 0 ] = TA [ 3 1 ] ; TALUH[ 1 ] = TA [ 3 0 ] ;
TALUH[ 2 ] = TA [ 2 9 ] ;
308 TALUH[ 3 1 : 3 ] = TA [ 2 8 : 0 ] ; end e n d c a s e end
309 ROTR_IC : b e g i n / / r o t a t e r i g h t
310 c a s e ( IR2 [ 1 : 0 ] )
311 2 ’ b00 : b e g i n TALUH = TA; end
312 2 ’ b01 : b e g i n TALUH[ 3 1 ] = TA [ 0 ] ; TALUH[ 3 0 : 0 ] =TA [ 3 1 : 1 ] ;
end
313 2 ’ b10 : b e g i n TALUH[ 3 1 ] = TA [ 0 ] ; TALUH[ 3 0 ] = TA [ 1 ] ;
TALUH[ 2 9 : 0 ] = TA [ 3 1 : 2 ] ; end
314 2 ’ b11 : b e g i n TALUH[ 3 1 ] = TA [ 0 ] ; TALUH[ 3 0 ] = TA [ 1 ] ;
TALUH[ 2 9 ] = TA [ 2 ] ;
315 TALUH[ 2 8 : 0 ] = TA [ 3 1 : 3 ] ; end e n d c a s e end
316 RLN_IC : b e g i n / / r o l l l e f t t h r o u g h N
317 c a s e ( IR2 [ 1 : 0 ] )
318 2 ’ b00 : b e g i n TALUH = TA; end
319 2 ’ b01 : b e g i n TALUH[ 0 ] = TSR [ 1 0 ] ; TALUH[ 3 1 : 1 ] = TA
[ 3 0 : 0 ] ;
320 TSR [ 1 0 ] = TA [ 3 1 ] ; end
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321 2 ’ b10 : b e g i n TALUH[ 0 ] = TA [ 3 1 ] ; TALUH[ 1 ] = TSR [ 1 0 ] ;
TALUH[ 3 1 : 2 ] = TA [ 2 9 : 0 ] ;
322 TSR [ 1 0 ] = TA [ 3 0 ] ; end
323 2 ’ b11 : b e g i n TALUH[ 0 ] = TA [ 3 0 ] ; TALUH[ 1 ] = TA [ 3 1 ] ;
TALUH[ 2 ] = TSR [ 1 0 ] ;
324 TALUH[ 3 1 : 3 ] = TA [ 2 8 : 0 ] ; TSR [ 1 0 ] = TA [ 2 9 ] ; end
e n d c a s e end
325 RLZ_IC : b e g i n / / r o l l l e f t t h r o u g h Z
326 c a s e ( IR2 [ 1 : 0 ] )
327 2 ’ b00 : b e g i n TALUH = TA; end
328 2 ’ b01 : b e g i n TALUH[ 0 ] = TSR [ 8 ] ; TALUH[ 3 1 : 1 ] = TA [ 3 0 : 0 ] ;
TSR [ 8 ] = TA [ 3 1 ] ; end
329 2 ’ b10 : b e g i n TALUH[ 0 ] = TA [ 3 1 ] ; TALUH[ 1 ] = TSR [ 8 ] ;
TALUH[ 3 1 : 2 ] = TA [ 2 9 : 0 ] ;
330 TSR [ 8 ] = TA [ 3 0 ] ; end
331 2 ’ b11 : b e g i n TALUH[ 0 ] = TA [ 3 0 ] ; TALUH[ 1 ] = TA [ 3 1 ] ;
TALUH[ 2 ] = TSR [ 8 ] ;
332 TALUH[ 3 1 : 3 ] = TA [ 2 8 : 0 ] ; TSR [ 8 ] = TA [ 2 9 ] ; end
e n d c a s e end
333 RRN_IC : b e g i n
334 c a s e ( IR2 [ 1 : 0 ] )
335 2 ’ b00 : b e g i n TALUH = TA; end
336 2 ’ b01 : b e g i n TALUH[ 3 1 ] =TSR [ 1 0 ] ; TALUH[ 3 0 : 0 ] =TA [ 3 1 : 1 ] ;
TSR [ 1 0 ] = TA [ 0 ] ; end
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337 2 ’ b10 : b e g i n TALUH[ 3 1 ] =TA [ 0 ] ; TALUH[ 3 0 ] =TSR [ 1 0 ] ; TALUH
[ 2 9 : 0 ] =TA [ 3 1 : 2 ] ;
338 TSR [ 1 0 ] = TA [ 1 ] ; end
339 2 ’ b11 : b e g i n TALUH[ 3 1 ] =TA [ 1 ] ; TALUH[ 3 0 ] =TA [ 0 ] ; TALUH
[ 2 9 ] =TSR [ 1 0 ] ;
340 TALUH[ 2 8 : 0 ] =TA [ 3 1 : 3 ] ; TSR [ 1 0 ] = TA [ 2 ] ; end e n d c a s e
end
341 RRZ_IC : b e g i n / / r o l l r i g h t t h r o u g h Z
342 c a s e ( IR2 [ 1 : 0 ] )
343 2 ’ b00 : b e g i n TALUH = TA; end
344 2 ’ b01 : b e g i n TALUH[ 3 1 ] =TSR [ 8 ] ; TALUH[ 3 0 : 0 ] =TA [ 3 1 : 1 ] ;
TSR [ 8 ] = TA [ 0 ] ; end
345 2 ’ b10 : b e g i n TALUH[ 3 1 ] =TA [ 0 ] ; TALUH[ 3 0 ] =TSR [ 8 ] ;
346 TALUH[ 2 9 : 0 ] =TA [ 3 1 : 2 ] ; TSR [ 8 ] = TA [ 1 ] ; end
347 2 ’ b11 : b e g i n TALUH[ 3 1 ] =TA [ 1 ] ; TALUH[ 3 0 ] =TA [ 0 ] ; TALUH
[ 2 9 ] =TSR [ 8 ] ;
348 TALUH[ 2 8 : 0 ] =TA [ 3 1 : 3 ] ; TSR [ 8 ] = TA [ 2 ] ; end e n d c a s e
end
349
350 d e f a u l t : ; e n d c a s e end
351 / /
−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−
352 i f ( s t a l l _ m c 1 == 0) b e g i n c a s e ( IR1 [ 3 1 : 2 6 ] )
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353 / /
−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−
354 LD_IC , JMP_IC : b e g i n / / t h i n k t h i s i s done
355 MAB = PM_out ; / / u n s u r e
356 i f ( Ri1 == 0) MAX = 0 ;
357 e l s e i f ( Ri1 == 1) MAX = PC ;
358 e l s e i f ( Ri1 == 2) MAX = SP ;
359 e l s e b e g i n
360 i f ( Rd2 == Ri1 ) MAX = TALUH;
361 e l s e i f ( ( IR2 [ 3 1 : 2 7 ] == 5 ’ b00100 | | IR2 [ 3 1 : 2 6 ] == 6 ’
b011000 ) && Ri2 == Ri1 ) MAX = TALUL;
362 e l s e MAX = R[ Ri1 ] ; end
363 PC = PC + 1 ’ b1 ;
364 s t a l l _ m c 0 = 1 ; end / / maybe
365 CALL_IC : b e g i n
366 MAB = PM_out ; / / u n s u r e
367 i f ( Ri1 == 0) MAX = 0 ;
368 e l s e i f ( Ri1 == 1) MAX = PC ;
369 e l s e i f ( Ri1 == 2) MAX = SP ;
370 e l s e b e g i n
371 i f ( Rd2 == Ri1 ) MAX = TALUH;
372 e l s e i f ( ( IR2 [ 3 1 : 2 7 ] == 5 ’ b00100 | | IR2 [ 3 1 : 2 6 ] == 6 ’
b011000 ) && Ri2 == Ri1 ) MAX = TALUL;
373 e l s e MAX = R[ Ri1 ] ; end
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374 PC = PC + 1 ’ b1 ;
375 s t a l l _ m c 0 = 1 ; / / maybe
376 SP = SP − 1 ’ b1 ; end
377 ST_IC : b e g i n
378 MAB = PM_out ; / / u n s u r e
379 i f ( Ri1 == 0) MAX = 0 ;
380 e l s e i f ( Ri1 == 1) MAX = PC ;
381 e l s e i f ( Ri1 == 2) MAX = SP ;
382 e l s e b e g i n
383 i f ( Rd2 == Ri1 ) MAX = TALUH;
384 e l s e i f ( ( IR2 [ 3 1 : 2 7 ] == 5 ’ b00100 | | IR2 [ 3 1 : 2 6 ] == 6 ’
b011000 ) && Ri2 == Ri1 ) MAX = TALUL;
385 e l s e MAX = R[ Ri1 ] ; end
386 PC = PC+ 1 ’ b1 ;
387 s t a l l _ m c 0 = 1 ; / / maybe
388 i f ( Rd2 == Rj1 ) TB = TALUH;
389 e l s e i f ( ( IR2 [ 3 1 : 2 7 ] == 5 ’ b00100 | | IR2 [ 3 1 : 2 6 ] == 6 ’ b011000
) && Ri2 == Rj1 ) TB = TALUL;
390 e l s e
391 TB = R[ Rj1 ] ;
392 TA = 4 ’ b0 ; end
393 RET_IC : b e g i n
394 MAeff = SP ;
395 SR = DM_out [ 3 : 0 ] ;
396 SP = SP + 1 ’ b1 ;
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397 s t a l l _ m c 0 = 1 ; end
398 CPY_IC : b e g i n
399 i f ( Rd2 == Ri1 ) TB = TALUH;
400 e l s e i f ( ( IR2 [ 3 1 : 2 7 ] == 5 ’ b00100 | | IR2 [ 3 1 : 2 6 ] == 6 ’ b011000
) && Ri2 == Ri1 ) TB = TALUL;
401 e l s e TB = R[ Ri1 ] ;
402 TA = 4 ’ b0 ; end
403 NOT_IC : b e g i n
404 i f ( Rd2 == Ri1 ) TA = TALUH;
405 e l s e i f ( ( IR2 [ 3 1 : 2 7 ] == 5 ’ b00100 | | IR2 [ 3 1 : 2 6 ] == 6 ’ b011000
) && Ri2 == Ri1 ) TA = TALUL;
406 e l s e TA = R[ Ri1 ] ;
407 TB = 4 ’ b0 ; end
408 SHRA_IC , ROTR_IC , RRN_IC , RRZ_IC , RLN_IC , RLZ_IC , SHRL_IC ,
ROTL_IC : b e g i n
409 i f ( Rd2 == Ri1 ) b e g i n TA = TALUH; TB = IR1 [ 1 : 0 ] ; end
410 e l s e i f ( ( IR2 [ 3 1 : 2 7 ] == 5 ’ b00100 | | IR2 [ 3 1 : 2 6 ] == 6 ’ b011000
) && Ri2 == Ri1 ) b e g i n TA = TALUL; TB = IR1 [ 1 : 0 ] ; end
411 e l s e b e g i n TA = R[ Ri1 ] ; TB = IR1 [ 1 : 0 ] ; end end
412 ADDC_IC , SUBC_IC : b e g i n
413 i f ( Rd2 == Ri1 ) TA = TALUH;
414 e l s e i f ( ( IR2 [ 3 1 : 2 7 ] == 5 ’ b00100 | | IR2 [ 3 1 : 2 6 ] == 6 ’ b011000
) && Ri2 == Ri1 ) TA = TALUL;
415 e l s e TA = R[ Ri1 ] ;
416 TB = {16 ’ b0 , IR1 [ 1 5 : 0 ] } ; end
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417 d e f a u l t : b e g i n
418 / / ADD_IC , SUB_IC , AND_IC , OR_IC , MUL_IC , DIV_IC , XOR_IC ,
SWAP_IC :
419 i f ( ( IR2 [ 3 1 : 2 7 ] == 5 ’ b00100 | | IR2 [ 3 1 : 2 6 ] == 6 ’ b011000 ) &&
( ( Rd2 == Ri1 && Rd2 == Rj1 ) | | ( Rd2 == Ri1 && Rd2 ==
Rj1 ) ) ) b e g i n TA = TALUH; TB = TALUL; end
420 e l s e i f ( Rd2 == Ri1 && Rd2 == Rj1 ) b e g i n TA = TALUH; TB =
TALUH; end
421 e l s e i f ( Rd2 == Ri1 ) b e g i n TA = TALUH; TB = R[ Rj1 ] ; end
422 e l s e i f ( Rd2 == Rj1 ) b e g i n TA = R[ Ri1 ] ; TB = TALUH; end
423 e l s e i f ( ( IR2 [ 3 1 : 2 7 ] == 5 ’ b00100 | | IR2 [ 3 1 : 2 6 ] == 6 ’ b011000
) && Ri2 == Ri1 ) b e g i n TA = TALUL; TB = R[ Rj1 ] ; end
424 e l s e i f ( ( IR2 [ 3 1 : 2 7 ] == 5 ’ b00100 | | IR2 [ 3 1 : 2 6 ] == 6 ’ b011000
) && Rd2 == Rj1 ) b e g i n TA = R[ Ri1 ] ; TB = TALUL; end
425 e l s e b e g i n TA = R[ Ri1 ] ; TB = R[ Rj1 ] ; end end




429 / / The on ly d a t a D/H t h a t can o c c u r a r e RAW. These a r e
a u t o m a t i c a l l y
430 / / r e s o l v e d . In t h e c a s e o f t h e JUMPS we s t a l l u n t i l t h e
a d r e s s o f t h e
431 / / n e x t i n s t r u c t i o n t o be e x e c u t e d i s known .
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432 / / The IR v a l u e 0 x f f f f I c a l l a " don ’ t c a r e " OpCode v a l u e . I t
a l l o w s us t o
433 / / c o n t r o l t h e r e f i l l o f t h e p i p e a f t e r t h e s t a l l s o f a jump
empt i ed i t .
434 / /
−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−
435 i f ( s t a l l _ m c 2 == 0)
436 b e g i n IR3 = IR2 ; Rd3 = Rd2 ; Ri3 = Ri2 ; Rj3 = Rj2 ;
s t a l l _ m c 3 = 0 ; end
437 e l s e b e g i n s t a l l _ m c 3 =1; IR3 = 32 ’ h00000000 ; Rd3 = 0 ; Ri3 =
0 ; Rj3 = 0 ; end
438 i f ( s t a l l _ m c 1 == 0) / /&& IR2 [ 1 3 : 8 ] != ( JMP_IC | | CALL_IC | |
RET_IC )
439 b e g i n IR2 = IR1 ; Rd2 = Rd1 ; Ri2 = Ri1 ; Rj2 = Rj1 ;
s t a l l _ m c 2 = 0 ; end
440 e l s e b e g i n s t a l l _ m c 2 = 1 ; IR2 = 32 ’ h00000000 ; Rd2 = 0 ; Ri2
= 0 ; Rj2 = 0 ; end
441 i f ( s t a l l _ m c 0 == 0)
442 b e g i n IR1 = PM_out ; Rd1 = PM_out [ 2 5 : 2 1 ] ; Ri1 = PM_out
[ 2 0 : 1 6 ] ; Rj1 = PM_out [ 1 5 : 1 1 ] ; PC = PC + 1 ’ b1 ; s t a l l _ m c 1
= 0 ; end
443 e l s e b e g i n s t a l l _ m c 1 = 1 ; IR1 = 32 ’ h00000000 ; Rd1 = 0 ; Ri1
= 0 ; Rj1 = 0 ; end
444 i f ( IR3 == 32 ’ h00000000 )
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I.2 DMF RISC Verilog Code Program Memory Cache Logic
1 module dmf_PM_system_v ( Rese tn , c lock , Addr , out , Done ) ;
2
3 i n p u t Rese tn , c l o c k ;
4 i n p u t [ 3 1 : 0 ] Addr ;
5 o u t p u t r e g Done ;
6 o u t p u t [ 3 1 : 0 ] o u t ;
7
8 wi r e [ 2 5 : 0 ] TAG;
9 wi r e [ 1 : 0 ] group ;
10 wi r e [ 3 : 0 ] word ;
11 wi r e [ 2 5 : 0 ] dout_CAM_0 , dout_CAM_1 ;
12 wi r e [ 2 5 : 0 ] din_CAM_0 , din_CAM_1 ;
13 wi r e [ 3 : 0 ] mbi t s0 , mb i t s1 ;
14 r e g miss , cache_wren , wr_en_0 , wr_en_1 , rd_en_0 , rd_en_1 ,
p r o c e s s ;
15 r e g [ 6 : 0 ] c a c h e _ a d d r ;
16 r e g [ 3 1 : 0 ] PM_addr ;
17 wi r e [ 3 1 : 0 ] cache_ou t , PM_out ;
18 r e g [ 3 : 0 ] r e p l a c e ;
19 r e g [ 4 : 0 ] c u r r e n t _ w o r d ;
20 wi r e c1 , c2 , c3 ;
21
22 a s s i g n TAG = Addr [ 3 1 : 6 ] ;
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23 a s s i g n group = Addr [ 5 : 4 ] ;
24 a s s i g n word = Addr [ 3 : 0 ] ;
25
26 dmf_PLL_2 c l o c k _ p l l _ 1 ( c lock , c1 , c2 , c3 ) ;
27
28 / / a s s i g n PM_addr = w r i t e b a c k ? PM_wr_addr : PM_rd_addr ;
29 / / a s s i g n PM_data = PM_wren? c a c h e _ o u t : 14 ’ bz ;
30
31 a s s i g n din_CAM_0 = wr_en_0 ? TAG : 26 ’ bz ;
32 a s s i g n din_CAM_1 = wr_en_1 ? TAG : 26 ’ bz ;
33
34
35 dmf_CAM_v PM_CAM_0 ( 1 ’ b1 , wr_en_0 , 1 ’ b0 , din_CAM_0 , Addr
[ 3 1 : 6 ] , Addr [ 5 : 4 ] , dout_CAM_0 , mb i t s 0 ) ;
36 dmf_CAM_v PM_CAM_1 ( 1 ’ b1 , wr_en_1 , 1 ’ b0 , din_CAM_1 , Addr
[ 3 1 : 6 ] , Addr [ 5 : 4 ] , dout_CAM_1 , mb i t s 1 ) ;
37 dmf_PM_v PM_MM ( PM_addr , c2 , PM_out ) ;
38 dmf_PM_cache_v PM_cache ( cache_addr , c3 , PM_out ,
cache_wren , c a c h e _ o u t ) ;
39 / / dmf_2 to4_decode r DECODER ( group_ in , ma tch_ou t ) ;
40
41 a s s i g n o u t = Done ? c a c h e _ o u t : 32 ’ bz ;
42
43 always@ ( posedge c l o c k ) b e g i n
44 wr_en_0 = 1 ’ b0 ;
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45 wr_en_1 = 1 ’ b0 ;
46 i f ( Re se tn ) b e g i n
47 miss =1 ’ b1 ; r e p l a c e = 4 ’ b0000 ;
48 Done = 1 ’ b0 ; cache_wren = 0 ;
49 wr_en_0 = 1 ’ b0 ; wr_en_1 = 1 ’ b0 ;
50 c u r r e n t _ w o r d = 5 ’ b00000 ; p r o c e s s = 0 ;
51 end
52 e l s e b e g i n
53 / / i f we ’ ve been o u t o f r e s e t , need t o check i f i t s a miss
o r a h i t
54 i f (~ p r o c e s s ) b e g i n
55 i f ( mb i t s0 == 4 ’ b0000 && mbi t s1 == 4 ’ b0000 )
56 b e g i n miss = 1 ’ b1 ; Done = 1 ’ b0 ; end
57
58 e l s e b e g i n miss = 1 ’ b0 ; Done = 1 ’ b0 ; end
59 end
60
61 / / i f i t ’ s a h i t , we can j u s t use t h e cache
62 i f ( miss == 1 ’ b0 ) b e g i n
63 p r o c e s s = 1 ;
64 c a c h e _ a d d r [ 5 : 4 ] = group ; / / cache a d d r e s s i s 3 b l o c k b i t s
and t h e n 4 word b i t s
65
66 i f ( mb i t s0 != 4 ’ b0000 ) b e g i n / / a r e we t a k i n g from Cache0 ?
67 c a c h e _ a d d r [ 6 ] = 1 ’ b0 ;
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68 r e p l a c e [ group ] = 1 ’ b0 ;
69 Done = 1 ;
70 p r o c e s s = 0 ;
71 end
72 e l s e b e g i n / / o r Cache1 ?
73 c a c h e _ a d d r [ 6 ] = 1 ’ b1 ;
74 r e p l a c e [ group ] = 1 ’ b1 ;
75 Done = 1 ;
76 p r o c e s s = 0 ;
77 end
78




83 / / i t ’ s a miss , g o t t a r e p l a c e
84 e l s e b e g i n
85 Done = 0 ;
86 p r o c e s s = 1 ;
87 c a c h e _ a d d r = { r e p l a c e [ group ] , group , c u r r e n t _ w o r d [ 3 : 0 ] } ;
88 PM_addr = { Addr [ 3 1 : 4 ] , c u r r e n t _ w o r d [ 3 : 0 ] } ;
89 cache_wren = 1 ’ b1 ;
90 c u r r e n t _ w o r d = c u r r e n t _ w o r d + 1 ’ b1 ;
91
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92 i f ( c u r r e n t _ w o r d == 5 ’ b10001 ) b e g i n / / done wi th b l a c k
t r a n s f e r i n t o cache
93 miss = 1 ’ b0 ;
94 cache_wren = 1 ’ b0 ;
95 c u r r e n t _ w o r d = 5 ’ b00000 ;
96 i f ( r e p l a c e [ group ] ) b e g i n / / r e p l a c i n g t h i n g s i n CAM
97 wr_en_1 = 1 ’ b1 ;
98 end
99 e l s e b e g i n
100 wr_en_0 = 1 ’ b1 ;
101 end
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1 module dmf_DM_system_v ( Rese tn , c lock , wr_en , Addr , in , out ,
Done ) ;
2
3 i n p u t Rese tn , c lock , wr_en ;
4 i n p u t [ 3 1 : 0 ] in , Addr ;
5 o u t p u t r e g Done ;
6 o u t p u t [ 3 1 : 0 ] o u t ;
7
8 wi r e [ 2 5 : 0 ] TAG;
9 wi r e [ 1 : 0 ] group ;
10 wi r e [ 3 : 0 ] word ;
11 wi r e [ 2 5 : 0 ] dout_CAM_0 , dout_CAM_1 ;
12 wi r e [ 2 5 : 0 ] din_CAM_0 , din_CAM_1 ; / / gonna have t o r e t h i n k t h i s
whole a s s mf t h i n g
13 wi r e [ 3 : 0 ] mbi t s0 , mb i t s1 ;
14 r e g miss , cache_wren , DM_wren , wr_en_0 , wr_en_1 , rd_en_0 ,
rd_en_1 , p r o c e s s , w r i t e b a c k ;
15 r e g [ 6 : 0 ] c a c h e _ a d d r ;
16 r e g [ 3 1 : 0 ] DM_rd_addr , DM_wr_addr ;
17 wi r e [ 3 1 : 0 ] cache_ou t , DM_out ;
18 wi r e [ 3 1 : 0 ] DM_addr , DM_data , c a c h e _ d a t a ;
19 r e g [ 3 : 0 ] c a m 0 _ d i r t y b i t , c a m 1 _ d i r t y b i t , r e p l a c e ;
20 r e g [ 4 : 0 ] c u r r e n t _ w o r d ;
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21 wi r e c1 , c2 , c3 , DM_clk , c a c h e _ c l k ;
22
23 a s s i g n TAG = Addr [ 3 1 : 6 ] ;
24 a s s i g n group = Addr [ 5 : 4 ] ;
25 a s s i g n word = Addr [ 3 : 0 ] ;
26
27
28 dmf_PLL_2 c l o c k _ p l l _ 1 ( c lock , c1 , c2 , c3 ) ;
29
30 a s s i g n DM_addr = w r i t e b a c k ? DM_wr_addr : DM_rd_addr ;
31 / / a s s i g n DM_data = DM_wren? c a c h e _ o u t : 14 ’ bz ;
32 a s s i g n c a c h e _ d a t a = (~ miss && wr_en ) ? i n : DM_out ;
33 a s s i g n DM_clk = w r i t e b a c k ? c2 : c3 ;
34 a s s i g n c a c h e _ c l k = w r i t e b a c k ? c3 : c2 ;
35
36 a s s i g n din_CAM_0 = wr_en_0 ? TAG : 26 ’ bz ;
37 a s s i g n din_CAM_1 = wr_en_1 ? TAG : 26 ’ bz ;
38
39 dmf_CAM_v DM_CAM_1 ( 1 ’ b0 , wr_en_0 , 1 ’ b1 , din_CAM_0 , Addr
[ 3 1 : 6 ] , Addr [ 5 : 4 ] , dout_CAM_0 , mb i t s 0 ) ;
40 dmf_CAM_v DM_CAM_2 ( 1 ’ b0 , wr_en_1 , 1 ’ b1 , din_CAM_1 , Addr
[ 3 1 : 6 ] , Addr [ 5 : 4 ] , dout_CAM_1 , mb i t s 1 ) ;
41 dmf_DM_cache_v DM_cache ( cache_addr , DM_clk , c a c h e _ d a t a ,
cache_wren , c a c h e _ o u t ) ;
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42 dmf_DM_v DM_MM ( DM_addr , c a c h e _ c l k , cache_ou t , DM_wren ,
DM_out ) ;
43 / / dmf_2 to4_decode r DECODER ( group_ in , ma tch_ou t ) ;
44
45 a s s i g n o u t = Done ? c a c h e _ o u t : 32 ’ bz ;
46
47 always@ ( posedge c l o c k ) b e g i n
48 wr_en_0 = 1 ’ b0 ;
49 wr_en_1 = 1 ’ b0 ;
50 cache_wren = 1 ’ b0 ;
51 i f ( Re se tn ) b e g i n
52 miss = 1 ’ b1 ; r e p l a c e = 4 ’ b0000 ;
53 Done = 1 ’ b0 ; cache_wren = 0 ; DM_wren = 0 ;
54 c a m 0 _ d i r t y b i t = 4 ’ b0000 ; c a m 1 _ d i r t y b i t = 4 ’ b0000 ;
55 wr_en_0 = 1 ’ b0 ; wr_en_1 = 1 ’ b0 ;
56 c u r r e n t _ w o r d = 5 ’ b00000 ; p r o c e s s = 0 ; w r i t e b a c k = 0 ;
57 / / din_CAM_0 = 8 ’ bz ; din_CAM_1 = 8 ’ bz ;
58 / / TAG_0 = 8 ’ b0 ; TAG_1 = 8 ’ b0 ; group_0 = 2 ’ b0 ; group_1 = 2 ’
b0 ;
59 end
60 e l s e b e g i n
61 / / Done = 0 ;
62 / / i f we ’ ve been o u t o f r e s e t , need t o check i f i t s a miss
o r a h i t DONT NEED
63 / / i f ( Addr == 14 ’ b z z z z z z z z z z z z z z )
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64 / / Done = 1 ’ b1 ;
65 i f (~ p r o c e s s ) b e g i n
66 i f ( mb i t s0 == 4 ’ b0000 && mbi t s1 == 4 ’ b0000 )
67 b e g i n miss = 1 ’ b1 ; Done = 1 ’ b0 ; end
68
69 e l s e i f ( | ( mb i t s0 | | mb i t s1 ) )
70 b e g i n miss = 1 ’ b0 ; Done = 1 ’ b0 ; end
71 e l s e Done = 1 ’ b1 ;
72 end
73
74 / / i f i t ’ s a h i t , we can j u s t use t h e cache
75 i f ( Done == 1 ’ b1 )
76 Done = 1 ’ b1 ;
77 e l s e i f ( miss == 1 ’ b0 ) b e g i n
78 p r o c e s s = 1 ;
79
80 c a c h e _ a d d r [ 5 : 4 ] = group ; / / cache a d d r e s s i s 3 b l o c k b i t s
and t h e n 4 word b i t s
81
82 i f ( mb i t s0 != 4 ’ b0000 ) b e g i n / / a r e we t a k i n g from Cache0 ?
83 c a c h e _ a d d r [ 6 ] = 1 ’ b0 ;
84 r e p l a c e [ group ] = 1 ’ b1 ;
85 Done = 1 ’ b1 ;
86 p r o c e s s = 1 ’ b0 ;
87 end
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88 e l s e b e g i n / / o r Cache1 ?
89 c a c h e _ a d d r [ 6 ] = 1 ’ b1 ;
90 r e p l a c e [ group ] = 1 ’ b0 ;
91 Done = 1 ’ b1 ;
92 p r o c e s s = 1 ’ b0 ;
93 end
94
95 c a c h e _ a d d r [ 3 : 0 ] = word ;
96
97 i f ( wr_en ) b e g i n / / i f i t ’ s a w r i t e , need t o s e t a
few more t h i n g s
98 cache_wren = 1 ’ b1 ;
99 / / c a c h e _ d a t a = i n ;
100 c a m 0 _ d i r t y b i t [ group ] = mbi t s0 [ group ] ;
101 c a m 1 _ d i r t y b i t [ group ] = mbi t s1 [ group ] ;
102 / / i f ( c a m 0 _ d i r t y b i t != 4 ’ b0000 ) b e g i n DONT NEED
103 / / w r i t e b a c k 0 [ wb_index0 ] = Addr ;
104 / / wb_index0 = wb_index0 + 1 ’ b1 ;
105 / / end
106 / / i f ( c a m 1 _ d i r t y b i t != 4 ’ b0000 ) b e g i n
107 / / w r i t e b a c k 1 [ wb_index1 ] = Addr ;
108 / / end
109 end
110 e l s e
111 cache_wren = 1 ’ b0 ;
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112
113 / / j u s t _ r e s e t = 1 ’ b0 ; DONT NEED
114 end
115
116 / / i t ’ s a miss , g o t t a r e p l a c e
117 e l s e b e g i n
118 p r o c e s s = 1 ’ b1 ;
119 i f ( r e p l a c e [ group ] == 1 ’ b0 )
120 w r i t e b a c k = c a m 0 _ d i r t y b i t [ group ] ;
121 e l s e w r i t e b a c k = c a m 1 _ d i r t y b i t [ group ] ; / / what ’ s w r i t e b a c k
?
122 i f ( ! w r i t e b a c k ) b e g i n / / Nothing ’ s been
w r i t t e n to , can j u s t r e p l a c e t h e b l o c k
123 c a c h e _ a d d r = { r e p l a c e [ group ] , group , c u r r e n t _ w o r d
[ 3 : 0 ] } ;
124 DM_rd_addr = { Addr [ 3 1 : 4 ] , c u r r e n t _ w o r d [ 3 : 0 ] } ;
125 cache_wren = 1 ’ b1 ;
126 DM_wren = 1 ’ b0 ;
127 c u r r e n t _ w o r d = c u r r e n t _ w o r d + 1 ’ b1 ;
128
129 i f ( c u r r e n t _ w o r d == 5 ’ b10001 ) b e g i n / / done wi th b l a c k
t r a n s f e r i n t o cache
130 miss = 1 ’ b0 ;
131 cache_wren = 1 ’ b0 ;
132 c u r r e n t _ w o r d = 5 ’ b00000 ;
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133 i f ( r e p l a c e [ group ] ) b e g i n / / r e p l a c i n g t h i n g s i n CAM
134 wr_en_1 = 1 ’ b1 ;
135 end
136 e l s e b e g i n
137 wr_en_0 = 1 ’ b1 ;
138 end





144 i f ( w r i t e b a c k ) b e g i n / / s h i t ’ s been w r i t t e n to ,
have t o w r i t e b a c k and t h e n r e p l a c e
145 wr_en_0 = 1 ’ b0 ; wr_en_1 = 1 ’ b0 ; cache_wren = 1 ’ b0 ;
DM_wren = 1 ’ b1 ;
146
147 i f ( r e p l a c e [ group ] ) b e g i n
148 c a c h e _ a d d r = {1 ’ b1 , group , c u r r e n t _ w o r d [ 3 : 0 ] } ;
149 DM_wr_addr = {dout_CAM_1 , group , c u r r e n t _ w o r d [ 3 : 0 ] } ;
end
150
151 e l s e b e g i n / / i f ( r e p l a c e [ group ] )
152 c a c h e _ a d d r = {1 ’ b0 , group , c u r r e n t _ w o r d [ 3 : 0 ] } ;
153 DM_wr_addr = {dout_CAM_0 , group , c u r r e n t _ w o r d [ 3 : 0 ] } ;
end
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154
155 c u r r e n t _ w o r d = c u r r e n t _ w o r d + 1 ’ b1 ;
156 i f ( c u r r e n t _ w o r d == 5 ’ b10001 ) b e g i n / / done wi th
w r i t e b a c k
157 w r i t e b a c k = 1 ’ b0 ;
158 DM_wren = 1 ’ b0 ;
159 c u r r e n t _ w o r d = 5 ’ b00000 ;
160 i f ( r e p l a c e [ group ] )
161 c a m 1 _ d i r t y b i t [ group ] = 1 ’ b0 ;
162 e l s e
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I.4 DMF RISC Verilog Code CAM Memory
1 module dmf_CAM_v (PM, we_n , rd_n , din , a r g i n , addr s , dout ,




4 / / −− D e c l a r e i n p u t and o u t p u t p o r t t y p e s
5 / /
−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−
6 i n p u t PM;
7 i n p u t we_n , rd_n ; / / w r i t e and r e a d e n a b l e s
8 i n p u t [ 2 5 : 0 ] din , a r g i n ; / / d a t a i n p u t and argument i n p u t
b u s s e s
9 i n p u t [ 1 : 0 ] a d d r s ; / / a d d r e s s i n p u t bus ; p o i n t s t o 4
l o c a t i o n s
10 o u t p u t r e g [ 2 5 : 0 ] dou t ;
11 o u t p u t r e g [ 3 : 0 ] m b i t s ; / / d a t a o u t p u t bus and m b i t s = match
b i t s
12 / /
−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−
13 / / −− D e c l a r e i n t e r n a l memory a r r a y
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14 / /
−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−
15 r e g [ 2 5 : 0 ] cam_mem [ 3 : 0 ] ; / / an a r r a y o f 4x26 b i t l o c a t i o n s
16 i n t e g e r i , i n t _ a d d r s ;
17 / /
−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−
18 / / −− The WRITE p r o c e d u r a l b l o c k .
19 / / −− Th i s e n a b l e s a new t a g v a l u e t o be w r i t t e n a t a s p e c i f i c
l o c a t i o n ,
20 / / −− u s i n g a WE, d a t a i n p u t and a d d r e s s i n p u t b u s s e s as wi th
any
21 / / −− o t h e r memory .
22 / / −− In t h e c o n t e x t o f a cache , t h i s happens when a new b l o c k
i s
23 / / −− u p l o a d e d i n t h e cache .
24 / /
−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−
25 a lways @ ( we_n , din , addr s , a r g i n , PM)
26 b e g i n
27 i f (PM)
28 b e g i n
29 m b i t s = 4 ’ b0000 ;
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30 end
31
32 e l s e
33 b e g i n
34 i f ( a r g i n === 26 ’ bx )
35 m b i t s = 4 ’ bx ;
36 e l s e
37 m b i t s = 4 ’ b0000 ;
38 end
39
40 i n t _ a d d r s = a d d r s ;
41 dou t = cam_mem [ i n t _ a d d r s ] ;
42 i f ( we_n == 1)
43 b e g i n
44 cam_mem [ i n t _ a d d r s ] = d i n ;
45 end
46
47 i f ( a r g i n == cam_mem [ i n t _ a d d r s ] )
48 b e g i n
49 m b i t s = 4 ’ b0000 ;
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54 / / −− The READ p r o c e d u r a l b l o c k .
55 / / −− Th i s a l l o w s a v a l u e a t a s p e c i f i c l o c a t i o n t o be r e a d out ,
56 / / −− u s i n g a RD, d a t a o u t p u t and a d d r e s s i n p u t b u s s e s as
wi th any
57 / / −− o t h e r memory .
58 / / −− In t h e c o n t e x t o f a cache , t h i s i s n o t n e c e s s a r y . Th i s
f u n c t i o n a l i t y
59 / / −− i s p r o v i d e d h e r e f o r r e f e r e n c e and debugg ing p u r p o s e s .
60 / /
−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−
61 / / a lways @ ( rd_n )
62 / / b e g i n
63 / / i n t _ a d d r s = a d d r s ;
64 / / i f ( rd_n == 1)
65 / / b e g i n
66 / / dou t = cam_mem [ i n t _ a d d r s ] ;
67 / / end
68 / / e l s e
69 / / b e g i n
70 / / dou t = 8 ’ b0 ;
71 / / end
72 / / end
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73 / /
−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−
74 / / −− The MATCH p r o c e d u r a l b l o c k .
75 / / −− Th i s implemen t s t h e a c t u a l CAM f u n c t i o n .
76 / / −− An mbi t i s 1 i f t h e argument v a l u e i s e q u a l t o t h e c o n t e n t
o f t h e
77 / / −− memory l o c a t i o n a s s o c i a t e d wi th i t .
78 / /
−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−
79 / / a lways @ ( a r g i n )
80 / / b e g i n
81 / / i n t _ a d d r s = a d d r s ;
82 / / m b i t s = 4 ’ b0000 ;
83 / / i f ( a r g i n == cam_mem [ i n t _ a d d r s ] )
84 / / b e g i n
85 / / m b i t s [ i n t _ a d d r s ] = 1 ;
86 / / end
87
88 / / f o r ( i =0 ; i <= 3 ; i = i +1)
89 / / b e g i n
90 / / i f ( a r g i n == cam_mem [ i ] )
91 / / b e g i n
92 / / m b i t s [ i ] = 1 ;
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93 / / end
94 / / end
95 / / end
96 endmodule
Listing I.4: CAM Memory
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I.5 DMF RISC Verilog Code Main PM
1 / / m e g a f u n c t i o n w iz a r d : %ROM: 1−PORT%
2 / / GENERATION: STANDARD
3 / / VERSION : WM1. 0
4 / / MODULE: a l t s y n c r a m
5
6 / / ============================================================
7 / / F i l e Name : dmf_PM_v . v
8 / / Mega func t ion Name ( s ) :
9 / / a l t s y n c r a m
10 / /
11 / / S i m u l a t i o n L i b r a r y F i l e s ( s ) :
12 / / a l t e r a _ m f
13 / / ============================================================
14 / / ************************************************************
15 / / THIS IS A WIZARD−GENERATED FILE . DO NOT EDIT THIS FILE !
16 / /
17 / / 1 5 . 1 . 0 B u i l d 185 1 0 / 2 1 / 2 0 1 5 SJ L i t e E d i t i o n
18 / / ************************************************************
19
20
21 / / C o p y r i g h t (C) 1991 −2015 A l t e r a C o r p o r a t i o n . A l l r i g h t s
r e s e r v e d .
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22 / / Your use o f A l t e r a C o r p o r a t i o n ’ s d e s i g n t o o l s , l o g i c
f u n c t i o n s
23 / / and o t h e r s o f t w a r e and t o o l s , and i t s AMPP p a r t n e r l o g i c
24 / / f u n c t i o n s , and any o u t p u t f i l e s from any of t h e f o r e g o i n g
25 / / ( i n c l u d i n g d e v i c e programming or s i m u l a t i o n f i l e s ) , and any
26 / / a s s o c i a t e d d o c u m e n t a t i o n o r i n f o r m a t i o n a r e e x p r e s s l y s u b j e c t
27 / / t o t h e t e r m s and c o n d i t i o n s o f t h e A l t e r a Program L i c e n s e
28 / / S u b s c r i p t i o n Agreement , t h e A l t e r a Q u a r t u s Prime L i c e n s e
Agreement ,
29 / / t h e A l t e r a MegaCore F u n c t i o n L i c e n s e Agreement , o r o t h e r
30 / / a p p l i c a b l e l i c e n s e agreement , i n c l u d i n g , w i t h o u t l i m i t a t i o n ,
31 / / t h a t your use i s f o r t h e s o l e p u r p o s e o f programming l o g i c
32 / / d e v i c e s m a n u f a c t u r e d by A l t e r a and s o l d by A l t e r a o r i t s
33 / / a u t h o r i z e d d i s t r i b u t o r s . P l e a s e r e f e r t o t h e a p p l i c a b l e
34 / / ag reemen t f o r f u r t h e r d e t a i l s .
35
36
37 / / s y n o p s y s t r a n s l a t e _ o f f
38 ‘ t i m e s c a l e 1 ps / 1 ps
39 / / s y n o p s y s t r a n s l a t e _ o n
40 module dmf_PM_v (
41 a d d r e s s ,
42 c lock ,
43 q ) ;
44
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45 i n p u t [ 1 3 : 0 ] a d d r e s s ;
46 i n p u t c l o c k ;
47 o u t p u t [ 3 1 : 0 ] q ;
48 ‘ i f n d e f ALTERA_RESERVED_QIS
49 / / s y n o p s y s t r a n s l a t e _ o f f
50 ‘ e n d i f
51 t r i 1 c l o c k ;
52 ‘ i f n d e f ALTERA_RESERVED_QIS
53 / / s y n o p s y s t r a n s l a t e _ o n
54 ‘ e n d i f
55
56 wi r e [ 3 1 : 0 ] sub_wi re0 ;
57 wi r e [ 3 1 : 0 ] q = sub_wi re0 [ 3 1 : 0 ] ;
58
59 a l t s y n c r a m a l t s y n c r a m _ c o m p o n e n t (
60 . a d d r e s s _ a ( a d d r e s s ) ,
61 . c l o c k 0 ( c l o c k ) ,
62 . q_a ( sub_wi re0 ) ,
63 . a c l r 0 ( 1 ’ b0 ) ,
64 . a c l r 1 ( 1 ’ b0 ) ,
65 . a d d r e s s _ b ( 1 ’ b1 ) ,
66 . a d d r e s s s t a l l _ a ( 1 ’ b0 ) ,
67 . a d d r e s s s t a l l _ b ( 1 ’ b0 ) ,
68 . b y t e e n a _ a ( 1 ’ b1 ) ,
69 . b y t e e n a _ b ( 1 ’ b1 ) ,
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70 . c l o c k 1 ( 1 ’ b1 ) ,
71 . c l o c k e n 0 ( 1 ’ b1 ) ,
72 . c l o c k e n 1 ( 1 ’ b1 ) ,
73 . c l o c k e n 2 ( 1 ’ b1 ) ,
74 . c l o c k e n 3 ( 1 ’ b1 ) ,
75 . d a t a _ a ({32{1 ’ b1 } } ) ,
76 . d a t a _ b ( 1 ’ b1 ) ,
77 . e c c s t a t u s ( ) ,
78 . q_b ( ) ,
79 . r de n_ a ( 1 ’ b1 ) ,
80 . rden_b ( 1 ’ b1 ) ,
81 . wren_a ( 1 ’ b0 ) ,
82 . wren_b ( 1 ’ b0 ) ) ;
83 defparam
84 a l t s y n c r a m _ c o m p o n e n t . a d d r e s s _ a c l r _ a = "NONE" ,
85 a l t s y n c r a m _ c o m p o n e n t . c l o c k _ e n a b l e _ i n p u t _ a = "BYPASS" ,
86 a l t s y n c r a m _ c o m p o n e n t . c l o c k _ e n a b l e _ o u t p u t _ a = "BYPASS" ,
87 a l t s y n c r a m _ c o m p o n e n t . i n i t _ f i l e = " dmfRISC621_rom1 . mif " ,
88 a l t s y n c r a m _ c o m p o n e n t . i n t e n d e d _ d e v i c e _ f a m i l y = " Cyclone IV E
" ,
89 a l t s y n c r a m _ c o m p o n e n t . l p m _ h i n t = "ENABLE_RUNTIME_MOD=NO" ,
90 a l t s y n c r a m _ c o m p o n e n t . lpm_type = " a l t s y n c r a m " ,
91 a l t s y n c r a m _ c o m p o n e n t . numwords_a = 16384 ,
92 a l t s y n c r a m _ c o m p o n e n t . o p e r a t i o n _ m o d e = "ROM" ,
93 a l t s y n c r a m _ c o m p o n e n t . o u t d a t a _ a c l r _ a = "NONE" ,
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94 a l t s y n c r a m _ c o m p o n e n t . o u t d a t a _ r e g _ a = "UNREGISTERED" ,
95 a l t s y n c r a m _ c o m p o n e n t . w id thad_a = 14 ,
96 a l t s y n c r a m _ c o m p o n e n t . w id th_a = 32 ,





102 / / ============================================================
103 / / CNX f i l e r e t r i e v a l i n f o
104 / / ============================================================
105 / / R e t r i e v a l i n f o : PRIVATE : ADDRESSSTALL_A NUMERIC "0"
106 / / R e t r i e v a l i n f o : PRIVATE : AclrAddr NUMERIC "0"
107 / / R e t r i e v a l i n f o : PRIVATE : A c l r B y t e NUMERIC "0"
108 / / R e t r i e v a l i n f o : PRIVATE : A c l r O u t p u t NUMERIC "0"
109 / / R e t r i e v a l i n f o : PRIVATE : BYTE_ENABLE NUMERIC "0"
110 / / R e t r i e v a l i n f o : PRIVATE : BYTE_SIZE NUMERIC "8"
111 / / R e t r i e v a l i n f o : PRIVATE : BlankMemory NUMERIC "0"
112 / / R e t r i e v a l i n f o : PRIVATE : CLOCK_ENABLE_INPUT_A NUMERIC "0"
113 / / R e t r i e v a l i n f o : PRIVATE : CLOCK_ENABLE_OUTPUT_A NUMERIC "0"
114 / / R e t r i e v a l i n f o : PRIVATE : Clken NUMERIC "0"
115 / / R e t r i e v a l i n f o : PRIVATE : IMPLEMENT_IN_LES NUMERIC "0"
116 / / R e t r i e v a l i n f o : PRIVATE : INIT_FILE_LAYOUT STRING "PORT_A"
117 / / R e t r i e v a l i n f o : PRIVATE : INIT_TO_SIM_X NUMERIC "0"
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118 / / R e t r i e v a l i n f o : PRIVATE : INTENDED_DEVICE_FAMILY STRING "
Cyclone IV E"
119 / / R e t r i e v a l i n f o : PRIVATE : JTAG_ENABLED NUMERIC "0"
120 / / R e t r i e v a l i n f o : PRIVATE : JTAG_ID STRING "NONE"
121 / / R e t r i e v a l i n f o : PRIVATE : MAXIMUM_DEPTH NUMERIC "0"
122 / / R e t r i e v a l i n f o : PRIVATE : MIFf i lename STRING " dmfRISC621_rom1
. mif "
123 / / R e t r i e v a l i n f o : PRIVATE : NUMWORDS_A NUMERIC "16384"
124 / / R e t r i e v a l i n f o : PRIVATE : RAM_BLOCK_TYPE NUMERIC "0"
125 / / R e t r i e v a l i n f o : PRIVATE : RegAddr NUMERIC "1"
126 / / R e t r i e v a l i n f o : PRIVATE : RegOutput NUMERIC "0"
127 / / R e t r i e v a l i n f o : PRIVATE : SYNTH_WRAPPER_GEN_POSTFIX STRING
"0"
128 / / R e t r i e v a l i n f o : PRIVATE : S i n g l e C l o c k NUMERIC "1"
129 / / R e t r i e v a l i n f o : PRIVATE : UseDQRAM NUMERIC "0"
130 / / R e t r i e v a l i n f o : PRIVATE : WidthAddr NUMERIC "14"
131 / / R e t r i e v a l i n f o : PRIVATE : WidthData NUMERIC "32"
132 / / R e t r i e v a l i n f o : PRIVATE : rden NUMERIC "0"
133 / / R e t r i e v a l i n f o : LIBRARY : a l t e r a _ m f a l t e r a _ m f .
a l t e r a _ m f _ c o m p o n e n t s . a l l
134 / / R e t r i e v a l i n f o : CONSTANT: ADDRESS_ACLR_A STRING "NONE"
135 / / R e t r i e v a l i n f o : CONSTANT: CLOCK_ENABLE_INPUT_A STRING "
BYPASS"
136 / / R e t r i e v a l i n f o : CONSTANT: CLOCK_ENABLE_OUTPUT_A STRING "
BYPASS"
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137 / / R e t r i e v a l i n f o : CONSTANT: INIT_FILE STRING " dmfRISC621_rom1 .
mif "
138 / / R e t r i e v a l i n f o : CONSTANT: INTENDED_DEVICE_FAMILY STRING "
Cyclone IV E"
139 / / R e t r i e v a l i n f o : CONSTANT: LPM_HINT STRING "
ENABLE_RUNTIME_MOD=NO"
140 / / R e t r i e v a l i n f o : CONSTANT: LPM_TYPE STRING " a l t s y n c r a m "
141 / / R e t r i e v a l i n f o : CONSTANT: NUMWORDS_A NUMERIC "16384"
142 / / R e t r i e v a l i n f o : CONSTANT: OPERATION_MODE STRING "ROM"
143 / / R e t r i e v a l i n f o : CONSTANT: OUTDATA_ACLR_A STRING "NONE"
144 / / R e t r i e v a l i n f o : CONSTANT: OUTDATA_REG_A STRING "UNREGISTERED
"
145 / / R e t r i e v a l i n f o : CONSTANT: WIDTHAD_A NUMERIC "14"
146 / / R e t r i e v a l i n f o : CONSTANT: WIDTH_A NUMERIC "32"
147 / / R e t r i e v a l i n f o : CONSTANT: WIDTH_BYTEENA_A NUMERIC "1"
148 / / R e t r i e v a l i n f o : USED_PORT : a d d r e s s 0 0 14 0 INPUT NODEFVAL "
a d d r e s s [ 1 3 . . 0 ] "
149 / / R e t r i e v a l i n f o : USED_PORT : c l o c k 0 0 0 0 INPUT VCC " c l o c k "
150 / / R e t r i e v a l i n f o : USED_PORT : q 0 0 32 0 OUTPUT NODEFVAL " q
[ 3 1 . . 0 ] "
151 / / R e t r i e v a l i n f o : CONNECT: @address_a 0 0 14 0 a d d r e s s 0 0 14
0
152 / / R e t r i e v a l i n f o : CONNECT: @clock0 0 0 0 0 c l o c k 0 0 0 0
153 / / R e t r i e v a l i n f o : CONNECT: q 0 0 32 0 @q_a 0 0 32 0
154 / / R e t r i e v a l i n f o : GEN_FILE : TYPE_NORMAL dmf_PM_v . v TRUE
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155 / / R e t r i e v a l i n f o : GEN_FILE : TYPE_NORMAL dmf_PM_v . i n c FALSE
156 / / R e t r i e v a l i n f o : GEN_FILE : TYPE_NORMAL dmf_PM_v . cmp FALSE
157 / / R e t r i e v a l i n f o : GEN_FILE : TYPE_NORMAL dmf_PM_v . b s f TRUE
158 / / R e t r i e v a l i n f o : GEN_FILE : TYPE_NORMAL dmf_PM_v_inst . v FALSE
159 / / R e t r i e v a l i n f o : GEN_FILE : TYPE_NORMAL dmf_PM_v_bb . v TRUE
160 / / R e t r i e v a l i n f o : LIB_FILE : a l t e r a _ m f
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I.6 dmf_RISC Verilog Code Main DM
1 / / m e g a f u n c t i o n w iz a r d : %RAM: 1−PORT%
2 / / GENERATION: STANDARD
3 / / VERSION : WM1. 0
4 / / MODULE: a l t s y n c r a m
5
6 / / ============================================================
7 / / F i l e Name : dmf_DM_v . v
8 / / Mega func t ion Name ( s ) :
9 / / a l t s y n c r a m
10 / /
11 / / S i m u l a t i o n L i b r a r y F i l e s ( s ) :
12 / / a l t e r a _ m f
13 / / ============================================================
14 / / ************************************************************
15 / / THIS IS A WIZARD−GENERATED FILE . DO NOT EDIT THIS FILE !
16 / /
17 / / 1 5 . 1 . 0 B u i l d 185 1 0 / 2 1 / 2 0 1 5 SJ L i t e E d i t i o n
18 / / ************************************************************
19
20
21 / / C o p y r i g h t (C) 1991 −2015 A l t e r a C o r p o r a t i o n . A l l r i g h t s
r e s e r v e d .
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22 / / Your use o f A l t e r a C o r p o r a t i o n ’ s d e s i g n t o o l s , l o g i c
f u n c t i o n s
23 / / and o t h e r s o f t w a r e and t o o l s , and i t s AMPP p a r t n e r l o g i c
24 / / f u n c t i o n s , and any o u t p u t f i l e s from any of t h e f o r e g o i n g
25 / / ( i n c l u d i n g d e v i c e programming or s i m u l a t i o n f i l e s ) , and any
26 / / a s s o c i a t e d d o c u m e n t a t i o n o r i n f o r m a t i o n a r e e x p r e s s l y s u b j e c t
27 / / t o t h e t e r m s and c o n d i t i o n s o f t h e A l t e r a Program L i c e n s e
28 / / S u b s c r i p t i o n Agreement , t h e A l t e r a Q u a r t u s Prime L i c e n s e
Agreement ,
29 / / t h e A l t e r a MegaCore F u n c t i o n L i c e n s e Agreement , o r o t h e r
30 / / a p p l i c a b l e l i c e n s e agreement , i n c l u d i n g , w i t h o u t l i m i t a t i o n ,
31 / / t h a t your use i s f o r t h e s o l e p u r p o s e o f programming l o g i c
32 / / d e v i c e s m a n u f a c t u r e d by A l t e r a and s o l d by A l t e r a o r i t s
33 / / a u t h o r i z e d d i s t r i b u t o r s . P l e a s e r e f e r t o t h e a p p l i c a b l e
34 / / ag reemen t f o r f u r t h e r d e t a i l s .
35
36
37 / / s y n o p s y s t r a n s l a t e _ o f f
38 ‘ t i m e s c a l e 1 ps / 1 ps
39 / / s y n o p s y s t r a n s l a t e _ o n
40 module dmf_DM_v (
41 a d d r e s s ,
42 c lock ,
43 da t a ,
44 wren ,
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45 q ) ;
46
47 i n p u t [ 1 3 : 0 ] a d d r e s s ;
48 i n p u t c l o c k ;
49 i n p u t [ 3 1 : 0 ] d a t a ;
50 i n p u t wren ;
51 o u t p u t [ 3 1 : 0 ] q ;
52 ‘ i f n d e f ALTERA_RESERVED_QIS
53 / / s y n o p s y s t r a n s l a t e _ o f f
54 ‘ e n d i f
55 t r i 1 c l o c k ;
56 ‘ i f n d e f ALTERA_RESERVED_QIS
57 / / s y n o p s y s t r a n s l a t e _ o n
58 ‘ e n d i f
59
60 wi r e [ 3 1 : 0 ] sub_wi re0 ;
61 wi r e [ 3 1 : 0 ] q = sub_wi re0 [ 3 1 : 0 ] ;
62
63 a l t s y n c r a m a l t s y n c r a m _ c o m p o n e n t (
64 . a d d r e s s _ a ( a d d r e s s ) ,
65 . c l o c k 0 ( c l o c k ) ,
66 . d a t a _ a ( d a t a ) ,
67 . wren_a ( wren ) ,
68 . q_a ( sub_wi re0 ) ,
69 . a c l r 0 ( 1 ’ b0 ) ,
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70 . a c l r 1 ( 1 ’ b0 ) ,
71 . a d d r e s s _ b ( 1 ’ b1 ) ,
72 . a d d r e s s s t a l l _ a ( 1 ’ b0 ) ,
73 . a d d r e s s s t a l l _ b ( 1 ’ b0 ) ,
74 . b y t e e n a _ a ( 1 ’ b1 ) ,
75 . b y t e e n a _ b ( 1 ’ b1 ) ,
76 . c l o c k 1 ( 1 ’ b1 ) ,
77 . c l o c k e n 0 ( 1 ’ b1 ) ,
78 . c l o c k e n 1 ( 1 ’ b1 ) ,
79 . c l o c k e n 2 ( 1 ’ b1 ) ,
80 . c l o c k e n 3 ( 1 ’ b1 ) ,
81 . d a t a _ b ( 1 ’ b1 ) ,
82 . e c c s t a t u s ( ) ,
83 . q_b ( ) ,
84 . r de n_ a ( 1 ’ b1 ) ,
85 . rden_b ( 1 ’ b1 ) ,
86 . wren_b ( 1 ’ b0 ) ) ;
87 defparam
88 a l t s y n c r a m _ c o m p o n e n t . c l o c k _ e n a b l e _ i n p u t _ a = "BYPASS" ,
89 a l t s y n c r a m _ c o m p o n e n t . c l o c k _ e n a b l e _ o u t p u t _ a = "BYPASS" ,
90 a l t s y n c r a m _ c o m p o n e n t . i n t e n d e d _ d e v i c e _ f a m i l y = " Cyclone IV E
" ,
91 a l t s y n c r a m _ c o m p o n e n t . l p m _ h i n t = "ENABLE_RUNTIME_MOD=NO" ,
92 a l t s y n c r a m _ c o m p o n e n t . lpm_type = " a l t s y n c r a m " ,
93 a l t s y n c r a m _ c o m p o n e n t . numwords_a = 16384 ,
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94 a l t s y n c r a m _ c o m p o n e n t . o p e r a t i o n _ m o d e = "SINGLE_PORT" ,
95 a l t s y n c r a m _ c o m p o n e n t . o u t d a t a _ a c l r _ a = "NONE" ,
96 a l t s y n c r a m _ c o m p o n e n t . o u t d a t a _ r e g _ a = "UNREGISTERED" ,
97 a l t s y n c r a m _ c o m p o n e n t . p o w e r _ u p _ u n i n i t i a l i z e d = "FALSE" ,
98 a l t s y n c r a m _ c o m p o n e n t . r e a d _ d u r i n g _ w r i t e _ m o d e _ p o r t _ a = "
NEW_DATA_NO_NBE_READ" ,
99 a l t s y n c r a m _ c o m p o n e n t . w id thad_a = 14 ,
100 a l t s y n c r a m _ c o m p o n e n t . w id th_a = 32 ,





106 / / ============================================================
107 / / CNX f i l e r e t r i e v a l i n f o
108 / / ============================================================
109 / / R e t r i e v a l i n f o : PRIVATE : ADDRESSSTALL_A NUMERIC "0"
110 / / R e t r i e v a l i n f o : PRIVATE : AclrAddr NUMERIC "0"
111 / / R e t r i e v a l i n f o : PRIVATE : A c l r B y t e NUMERIC "0"
112 / / R e t r i e v a l i n f o : PRIVATE : A c l r D a t a NUMERIC "0"
113 / / R e t r i e v a l i n f o : PRIVATE : A c l r O u t p u t NUMERIC "0"
114 / / R e t r i e v a l i n f o : PRIVATE : BYTE_ENABLE NUMERIC "0"
115 / / R e t r i e v a l i n f o : PRIVATE : BYTE_SIZE NUMERIC "8"
116 / / R e t r i e v a l i n f o : PRIVATE : BlankMemory NUMERIC "1"
117 / / R e t r i e v a l i n f o : PRIVATE : CLOCK_ENABLE_INPUT_A NUMERIC "0"
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118 / / R e t r i e v a l i n f o : PRIVATE : CLOCK_ENABLE_OUTPUT_A NUMERIC "0"
119 / / R e t r i e v a l i n f o : PRIVATE : Clken NUMERIC "0"
120 / / R e t r i e v a l i n f o : PRIVATE : D a t a B u s S e p a r a t e d NUMERIC "1"
121 / / R e t r i e v a l i n f o : PRIVATE : IMPLEMENT_IN_LES NUMERIC "0"
122 / / R e t r i e v a l i n f o : PRIVATE : INIT_FILE_LAYOUT STRING "PORT_A"
123 / / R e t r i e v a l i n f o : PRIVATE : INIT_TO_SIM_X NUMERIC "0"
124 / / R e t r i e v a l i n f o : PRIVATE : INTENDED_DEVICE_FAMILY STRING "
Cyclone IV E"
125 / / R e t r i e v a l i n f o : PRIVATE : JTAG_ENABLED NUMERIC "0"
126 / / R e t r i e v a l i n f o : PRIVATE : JTAG_ID STRING "NONE"
127 / / R e t r i e v a l i n f o : PRIVATE : MAXIMUM_DEPTH NUMERIC "0"
128 / / R e t r i e v a l i n f o : PRIVATE : MIFf i lename STRING " "
129 / / R e t r i e v a l i n f o : PRIVATE : NUMWORDS_A NUMERIC "16384"
130 / / R e t r i e v a l i n f o : PRIVATE : RAM_BLOCK_TYPE NUMERIC "0"
131 / / R e t r i e v a l i n f o : PRIVATE : READ_DURING_WRITE_MODE_PORT_A
NUMERIC "3"
132 / / R e t r i e v a l i n f o : PRIVATE : RegAddr NUMERIC "1"
133 / / R e t r i e v a l i n f o : PRIVATE : RegData NUMERIC "1"
134 / / R e t r i e v a l i n f o : PRIVATE : RegOutput NUMERIC "0"
135 / / R e t r i e v a l i n f o : PRIVATE : SYNTH_WRAPPER_GEN_POSTFIX STRING
"0"
136 / / R e t r i e v a l i n f o : PRIVATE : S i n g l e C l o c k NUMERIC "1"
137 / / R e t r i e v a l i n f o : PRIVATE : UseDQRAM NUMERIC "1"
138 / / R e t r i e v a l i n f o : PRIVATE : WRCONTROL_ACLR_A NUMERIC "0"
139 / / R e t r i e v a l i n f o : PRIVATE : WidthAddr NUMERIC "14"
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140 / / R e t r i e v a l i n f o : PRIVATE : WidthData NUMERIC "32"
141 / / R e t r i e v a l i n f o : PRIVATE : rden NUMERIC "0"
142 / / R e t r i e v a l i n f o : LIBRARY : a l t e r a _ m f a l t e r a _ m f .
a l t e r a _ m f _ c o m p o n e n t s . a l l
143 / / R e t r i e v a l i n f o : CONSTANT: CLOCK_ENABLE_INPUT_A STRING "
BYPASS"
144 / / R e t r i e v a l i n f o : CONSTANT: CLOCK_ENABLE_OUTPUT_A STRING "
BYPASS"
145 / / R e t r i e v a l i n f o : CONSTANT: INTENDED_DEVICE_FAMILY STRING "
Cyclone IV E"
146 / / R e t r i e v a l i n f o : CONSTANT: LPM_HINT STRING "
ENABLE_RUNTIME_MOD=NO"
147 / / R e t r i e v a l i n f o : CONSTANT: LPM_TYPE STRING " a l t s y n c r a m "
148 / / R e t r i e v a l i n f o : CONSTANT: NUMWORDS_A NUMERIC "16384"
149 / / R e t r i e v a l i n f o : CONSTANT: OPERATION_MODE STRING "SINGLE_PORT
"
150 / / R e t r i e v a l i n f o : CONSTANT: OUTDATA_ACLR_A STRING "NONE"
151 / / R e t r i e v a l i n f o : CONSTANT: OUTDATA_REG_A STRING "UNREGISTERED
"
152 / / R e t r i e v a l i n f o : CONSTANT: POWER_UP_UNINITIALIZED STRING "
FALSE"
153 / / R e t r i e v a l i n f o : CONSTANT: READ_DURING_WRITE_MODE_PORT_A
STRING "NEW_DATA_NO_NBE_READ"
154 / / R e t r i e v a l i n f o : CONSTANT: WIDTHAD_A NUMERIC "14"
155 / / R e t r i e v a l i n f o : CONSTANT: WIDTH_A NUMERIC "32"
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156 / / R e t r i e v a l i n f o : CONSTANT: WIDTH_BYTEENA_A NUMERIC "1"
157 / / R e t r i e v a l i n f o : USED_PORT : a d d r e s s 0 0 14 0 INPUT NODEFVAL "
a d d r e s s [ 1 3 . . 0 ] "
158 / / R e t r i e v a l i n f o : USED_PORT : c l o c k 0 0 0 0 INPUT VCC " c l o c k "
159 / / R e t r i e v a l i n f o : USED_PORT : d a t a 0 0 32 0 INPUT NODEFVAL "
d a t a [ 3 1 . . 0 ] "
160 / / R e t r i e v a l i n f o : USED_PORT : q 0 0 32 0 OUTPUT NODEFVAL " q
[ 3 1 . . 0 ] "
161 / / R e t r i e v a l i n f o : USED_PORT : wren 0 0 0 0 INPUT NODEFVAL " wren
"
162 / / R e t r i e v a l i n f o : CONNECT: @address_a 0 0 14 0 a d d r e s s 0 0 14
0
163 / / R e t r i e v a l i n f o : CONNECT: @clock0 0 0 0 0 c l o c k 0 0 0 0
164 / / R e t r i e v a l i n f o : CONNECT: @data_a 0 0 32 0 d a t a 0 0 32 0
165 / / R e t r i e v a l i n f o : CONNECT: @wren_a 0 0 0 0 wren 0 0 0 0
166 / / R e t r i e v a l i n f o : CONNECT: q 0 0 32 0 @q_a 0 0 32 0
167 / / R e t r i e v a l i n f o : GEN_FILE : TYPE_NORMAL dmf_DM_v . v TRUE
168 / / R e t r i e v a l i n f o : GEN_FILE : TYPE_NORMAL dmf_DM_v . i n c FALSE
169 / / R e t r i e v a l i n f o : GEN_FILE : TYPE_NORMAL dmf_DM_v . cmp FALSE
170 / / R e t r i e v a l i n f o : GEN_FILE : TYPE_NORMAL dmf_DM_v . b s f TRUE
171 / / R e t r i e v a l i n f o : GEN_FILE : TYPE_NORMAL dmf_DM_v_inst . v FALSE
172 / / R e t r i e v a l i n f o : GEN_FILE : TYPE_NORMAL dmf_DM_v_bb . v TRUE
173 / / R e t r i e v a l i n f o : LIB_FILE : a l t e r a _ m f
Listing I.6: Main DM
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I.7 DMF RISC Verilog Code PM Cache
1 / / m e g a f u n c t i o n w iz a r d : %RAM: 1−PORT%
2 / / GENERATION: STANDARD
3 / / VERSION : WM1. 0
4 / / MODULE: a l t s y n c r a m
5
6 / / ============================================================
7 / / F i l e Name : dmf_PM_cache_v . v
8 / / Mega func t ion Name ( s ) :
9 / / a l t s y n c r a m
10 / /
11 / / S i m u l a t i o n L i b r a r y F i l e s ( s ) :
12 / / a l t e r a _ m f
13 / / ============================================================
14 / / ************************************************************
15 / / THIS IS A WIZARD−GENERATED FILE . DO NOT EDIT THIS FILE !
16 / /
17 / / 1 5 . 1 . 0 B u i l d 185 1 0 / 2 1 / 2 0 1 5 SJ L i t e E d i t i o n
18 / / ************************************************************
19
20
21 / / C o p y r i g h t (C) 1991 −2015 A l t e r a C o r p o r a t i o n . A l l r i g h t s
r e s e r v e d .
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22 / / Your use o f A l t e r a C o r p o r a t i o n ’ s d e s i g n t o o l s , l o g i c
f u n c t i o n s
23 / / and o t h e r s o f t w a r e and t o o l s , and i t s AMPP p a r t n e r l o g i c
24 / / f u n c t i o n s , and any o u t p u t f i l e s from any of t h e f o r e g o i n g
25 / / ( i n c l u d i n g d e v i c e programming or s i m u l a t i o n f i l e s ) , and any
26 / / a s s o c i a t e d d o c u m e n t a t i o n o r i n f o r m a t i o n a r e e x p r e s s l y s u b j e c t
27 / / t o t h e t e r m s and c o n d i t i o n s o f t h e A l t e r a Program L i c e n s e
28 / / S u b s c r i p t i o n Agreement , t h e A l t e r a Q u a r t u s Prime L i c e n s e
Agreement ,
29 / / t h e A l t e r a MegaCore F u n c t i o n L i c e n s e Agreement , o r o t h e r
30 / / a p p l i c a b l e l i c e n s e agreement , i n c l u d i n g , w i t h o u t l i m i t a t i o n ,
31 / / t h a t your use i s f o r t h e s o l e p u r p o s e o f programming l o g i c
32 / / d e v i c e s m a n u f a c t u r e d by A l t e r a and s o l d by A l t e r a o r i t s
33 / / a u t h o r i z e d d i s t r i b u t o r s . P l e a s e r e f e r t o t h e a p p l i c a b l e
34 / / ag reemen t f o r f u r t h e r d e t a i l s .
35
36
37 / / s y n o p s y s t r a n s l a t e _ o f f
38 ‘ t i m e s c a l e 1 ps / 1 ps
39 / / s y n o p s y s t r a n s l a t e _ o n
40 module dmf_PM_cache_v (
41 a d d r e s s ,
42 c lock ,
43 da t a ,
44 wren ,
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45 q ) ;
46
47 i n p u t [ 6 : 0 ] a d d r e s s ;
48 i n p u t c l o c k ;
49 i n p u t [ 3 1 : 0 ] d a t a ;
50 i n p u t wren ;
51 o u t p u t [ 3 1 : 0 ] q ;
52 ‘ i f n d e f ALTERA_RESERVED_QIS
53 / / s y n o p s y s t r a n s l a t e _ o f f
54 ‘ e n d i f
55 t r i 1 c l o c k ;
56 ‘ i f n d e f ALTERA_RESERVED_QIS
57 / / s y n o p s y s t r a n s l a t e _ o n
58 ‘ e n d i f
59
60 wi r e [ 3 1 : 0 ] sub_wi re0 ;
61 wi r e [ 3 1 : 0 ] q = sub_wi re0 [ 3 1 : 0 ] ;
62
63 a l t s y n c r a m a l t s y n c r a m _ c o m p o n e n t (
64 . a d d r e s s _ a ( a d d r e s s ) ,
65 . c l o c k 0 ( c l o c k ) ,
66 . d a t a _ a ( d a t a ) ,
67 . wren_a ( wren ) ,
68 . q_a ( sub_wi re0 ) ,
69 . a c l r 0 ( 1 ’ b0 ) ,
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70 . a c l r 1 ( 1 ’ b0 ) ,
71 . a d d r e s s _ b ( 1 ’ b1 ) ,
72 . a d d r e s s s t a l l _ a ( 1 ’ b0 ) ,
73 . a d d r e s s s t a l l _ b ( 1 ’ b0 ) ,
74 . b y t e e n a _ a ( 1 ’ b1 ) ,
75 . b y t e e n a _ b ( 1 ’ b1 ) ,
76 . c l o c k 1 ( 1 ’ b1 ) ,
77 . c l o c k e n 0 ( 1 ’ b1 ) ,
78 . c l o c k e n 1 ( 1 ’ b1 ) ,
79 . c l o c k e n 2 ( 1 ’ b1 ) ,
80 . c l o c k e n 3 ( 1 ’ b1 ) ,
81 . d a t a _ b ( 1 ’ b1 ) ,
82 . e c c s t a t u s ( ) ,
83 . q_b ( ) ,
84 . r de n_ a ( 1 ’ b1 ) ,
85 . rden_b ( 1 ’ b1 ) ,
86 . wren_b ( 1 ’ b0 ) ) ;
87 defparam
88 a l t s y n c r a m _ c o m p o n e n t . c l o c k _ e n a b l e _ i n p u t _ a = "BYPASS" ,
89 a l t s y n c r a m _ c o m p o n e n t . c l o c k _ e n a b l e _ o u t p u t _ a = "BYPASS" ,
90 a l t s y n c r a m _ c o m p o n e n t . i n t e n d e d _ d e v i c e _ f a m i l y = " Cyclone IV E
" ,
91 a l t s y n c r a m _ c o m p o n e n t . l p m _ h i n t = "ENABLE_RUNTIME_MOD=NO" ,
92 a l t s y n c r a m _ c o m p o n e n t . lpm_type = " a l t s y n c r a m " ,
93 a l t s y n c r a m _ c o m p o n e n t . numwords_a = 128 ,
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94 a l t s y n c r a m _ c o m p o n e n t . o p e r a t i o n _ m o d e = "SINGLE_PORT" ,
95 a l t s y n c r a m _ c o m p o n e n t . o u t d a t a _ a c l r _ a = "NONE" ,
96 a l t s y n c r a m _ c o m p o n e n t . o u t d a t a _ r e g _ a = "UNREGISTERED" ,
97 a l t s y n c r a m _ c o m p o n e n t . p o w e r _ u p _ u n i n i t i a l i z e d = "FALSE" ,
98 a l t s y n c r a m _ c o m p o n e n t . r e a d _ d u r i n g _ w r i t e _ m o d e _ p o r t _ a = "
NEW_DATA_NO_NBE_READ" ,
99 a l t s y n c r a m _ c o m p o n e n t . w id thad_a = 7 ,
100 a l t s y n c r a m _ c o m p o n e n t . w id th_a = 32 ,





106 / / ============================================================
107 / / CNX f i l e r e t r i e v a l i n f o
108 / / ============================================================
109 / / R e t r i e v a l i n f o : PRIVATE : ADDRESSSTALL_A NUMERIC "0"
110 / / R e t r i e v a l i n f o : PRIVATE : AclrAddr NUMERIC "0"
111 / / R e t r i e v a l i n f o : PRIVATE : A c l r B y t e NUMERIC "0"
112 / / R e t r i e v a l i n f o : PRIVATE : A c l r D a t a NUMERIC "0"
113 / / R e t r i e v a l i n f o : PRIVATE : A c l r O u t p u t NUMERIC "0"
114 / / R e t r i e v a l i n f o : PRIVATE : BYTE_ENABLE NUMERIC "0"
115 / / R e t r i e v a l i n f o : PRIVATE : BYTE_SIZE NUMERIC "8"
116 / / R e t r i e v a l i n f o : PRIVATE : BlankMemory NUMERIC "1"
117 / / R e t r i e v a l i n f o : PRIVATE : CLOCK_ENABLE_INPUT_A NUMERIC "0"
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118 / / R e t r i e v a l i n f o : PRIVATE : CLOCK_ENABLE_OUTPUT_A NUMERIC "0"
119 / / R e t r i e v a l i n f o : PRIVATE : Clken NUMERIC "0"
120 / / R e t r i e v a l i n f o : PRIVATE : D a t a B u s S e p a r a t e d NUMERIC "1"
121 / / R e t r i e v a l i n f o : PRIVATE : IMPLEMENT_IN_LES NUMERIC "0"
122 / / R e t r i e v a l i n f o : PRIVATE : INIT_FILE_LAYOUT STRING "PORT_A"
123 / / R e t r i e v a l i n f o : PRIVATE : INIT_TO_SIM_X NUMERIC "0"
124 / / R e t r i e v a l i n f o : PRIVATE : INTENDED_DEVICE_FAMILY STRING "
Cyclone IV E"
125 / / R e t r i e v a l i n f o : PRIVATE : JTAG_ENABLED NUMERIC "0"
126 / / R e t r i e v a l i n f o : PRIVATE : JTAG_ID STRING "NONE"
127 / / R e t r i e v a l i n f o : PRIVATE : MAXIMUM_DEPTH NUMERIC "0"
128 / / R e t r i e v a l i n f o : PRIVATE : MIFf i lename STRING " "
129 / / R e t r i e v a l i n f o : PRIVATE : NUMWORDS_A NUMERIC "128"
130 / / R e t r i e v a l i n f o : PRIVATE : RAM_BLOCK_TYPE NUMERIC "0"
131 / / R e t r i e v a l i n f o : PRIVATE : READ_DURING_WRITE_MODE_PORT_A
NUMERIC "3"
132 / / R e t r i e v a l i n f o : PRIVATE : RegAddr NUMERIC "1"
133 / / R e t r i e v a l i n f o : PRIVATE : RegData NUMERIC "1"
134 / / R e t r i e v a l i n f o : PRIVATE : RegOutput NUMERIC "0"
135 / / R e t r i e v a l i n f o : PRIVATE : SYNTH_WRAPPER_GEN_POSTFIX STRING
"0"
136 / / R e t r i e v a l i n f o : PRIVATE : S i n g l e C l o c k NUMERIC "1"
137 / / R e t r i e v a l i n f o : PRIVATE : UseDQRAM NUMERIC "1"
138 / / R e t r i e v a l i n f o : PRIVATE : WRCONTROL_ACLR_A NUMERIC "0"
139 / / R e t r i e v a l i n f o : PRIVATE : WidthAddr NUMERIC "7"
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140 / / R e t r i e v a l i n f o : PRIVATE : WidthData NUMERIC "32"
141 / / R e t r i e v a l i n f o : PRIVATE : rden NUMERIC "0"
142 / / R e t r i e v a l i n f o : LIBRARY : a l t e r a _ m f a l t e r a _ m f .
a l t e r a _ m f _ c o m p o n e n t s . a l l
143 / / R e t r i e v a l i n f o : CONSTANT: CLOCK_ENABLE_INPUT_A STRING "
BYPASS"
144 / / R e t r i e v a l i n f o : CONSTANT: CLOCK_ENABLE_OUTPUT_A STRING "
BYPASS"
145 / / R e t r i e v a l i n f o : CONSTANT: INTENDED_DEVICE_FAMILY STRING "
Cyclone IV E"
146 / / R e t r i e v a l i n f o : CONSTANT: LPM_HINT STRING "
ENABLE_RUNTIME_MOD=NO"
147 / / R e t r i e v a l i n f o : CONSTANT: LPM_TYPE STRING " a l t s y n c r a m "
148 / / R e t r i e v a l i n f o : CONSTANT: NUMWORDS_A NUMERIC "128"
149 / / R e t r i e v a l i n f o : CONSTANT: OPERATION_MODE STRING "SINGLE_PORT
"
150 / / R e t r i e v a l i n f o : CONSTANT: OUTDATA_ACLR_A STRING "NONE"
151 / / R e t r i e v a l i n f o : CONSTANT: OUTDATA_REG_A STRING "UNREGISTERED
"
152 / / R e t r i e v a l i n f o : CONSTANT: POWER_UP_UNINITIALIZED STRING "
FALSE"
153 / / R e t r i e v a l i n f o : CONSTANT: READ_DURING_WRITE_MODE_PORT_A
STRING "NEW_DATA_NO_NBE_READ"
154 / / R e t r i e v a l i n f o : CONSTANT: WIDTHAD_A NUMERIC "10"
155 / / R e t r i e v a l i n f o : CONSTANT: WIDTH_A NUMERIC "32"
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156 / / R e t r i e v a l i n f o : CONSTANT: WIDTH_BYTEENA_A NUMERIC "1"
157 / / R e t r i e v a l i n f o : USED_PORT : a d d r e s s 0 0 10 0 INPUT NODEFVAL "
a d d r e s s [ 9 . . 0 ] "
158 / / R e t r i e v a l i n f o : USED_PORT : c l o c k 0 0 0 0 INPUT VCC " c l o c k "
159 / / R e t r i e v a l i n f o : USED_PORT : d a t a 0 0 32 0 INPUT NODEFVAL "
d a t a [ 3 1 . . 0 ] "
160 / / R e t r i e v a l i n f o : USED_PORT : q 0 0 32 0 OUTPUT NODEFVAL " q
[ 3 1 . . 0 ] "
161 / / R e t r i e v a l i n f o : USED_PORT : wren 0 0 0 0 INPUT NODEFVAL " wren
"
162 / / R e t r i e v a l i n f o : CONNECT: @address_a 0 0 10 0 a d d r e s s 0 0 10
0
163 / / R e t r i e v a l i n f o : CONNECT: @clock0 0 0 0 0 c l o c k 0 0 0 0
164 / / R e t r i e v a l i n f o : CONNECT: @data_a 0 0 32 0 d a t a 0 0 32 0
165 / / R e t r i e v a l i n f o : CONNECT: @wren_a 0 0 0 0 wren 0 0 0 0
166 / / R e t r i e v a l i n f o : CONNECT: q 0 0 32 0 @q_a 0 0 32 0
167 / / R e t r i e v a l i n f o : GEN_FILE : TYPE_NORMAL dmf_PM_cache_v . v TRUE
168 / / R e t r i e v a l i n f o : GEN_FILE : TYPE_NORMAL dmf_PM_cache_v . i n c
FALSE
169 / / R e t r i e v a l i n f o : GEN_FILE : TYPE_NORMAL dmf_PM_cache_v . cmp
FALSE
170 / / R e t r i e v a l i n f o : GEN_FILE : TYPE_NORMAL dmf_PM_cache_v . b s f
TRUE
171 / / R e t r i e v a l i n f o : GEN_FILE : TYPE_NORMAL dmf_PM_cache_v_ins t . v
FALSE
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172 / / R e t r i e v a l i n f o : GEN_FILE : TYPE_NORMAL dmf_PM_cache_v_bb . v
TRUE
173 / / R e t r i e v a l i n f o : LIB_FILE : a l t e r a _ m f
Listing I.7: PM Cache
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I.8 dmf_RISC Verilog Code DM Cache
1 / / m e g a f u n c t i o n w iz a r d : %RAM: 1−PORT%
2 / / GENERATION: STANDARD
3 / / VERSION : WM1. 0
4 / / MODULE: a l t s y n c r a m
5
6 / / ============================================================
7 / / F i l e Name : dmf_DM_cache_v . v
8 / / Mega func t ion Name ( s ) :
9 / / a l t s y n c r a m
10 / /
11 / / S i m u l a t i o n L i b r a r y F i l e s ( s ) :
12 / / a l t e r a _ m f
13 / / ============================================================
14 / / ************************************************************
15 / / THIS IS A WIZARD−GENERATED FILE . DO NOT EDIT THIS FILE !
16 / /
17 / / 1 5 . 1 . 0 B u i l d 185 1 0 / 2 1 / 2 0 1 5 SJ L i t e E d i t i o n
18 / / ************************************************************
19
20
21 / / C o p y r i g h t (C) 1991 −2015 A l t e r a C o r p o r a t i o n . A l l r i g h t s
r e s e r v e d .
I.8 dmf_RISC Verilog Code DM Cache I-71
22 / / Your use o f A l t e r a C o r p o r a t i o n ’ s d e s i g n t o o l s , l o g i c
f u n c t i o n s
23 / / and o t h e r s o f t w a r e and t o o l s , and i t s AMPP p a r t n e r l o g i c
24 / / f u n c t i o n s , and any o u t p u t f i l e s from any of t h e f o r e g o i n g
25 / / ( i n c l u d i n g d e v i c e programming or s i m u l a t i o n f i l e s ) , and any
26 / / a s s o c i a t e d d o c u m e n t a t i o n o r i n f o r m a t i o n a r e e x p r e s s l y s u b j e c t
27 / / t o t h e t e r m s and c o n d i t i o n s o f t h e A l t e r a Program L i c e n s e
28 / / S u b s c r i p t i o n Agreement , t h e A l t e r a Q u a r t u s Prime L i c e n s e
Agreement ,
29 / / t h e A l t e r a MegaCore F u n c t i o n L i c e n s e Agreement , o r o t h e r
30 / / a p p l i c a b l e l i c e n s e agreement , i n c l u d i n g , w i t h o u t l i m i t a t i o n ,
31 / / t h a t your use i s f o r t h e s o l e p u r p o s e o f programming l o g i c
32 / / d e v i c e s m a n u f a c t u r e d by A l t e r a and s o l d by A l t e r a o r i t s
33 / / a u t h o r i z e d d i s t r i b u t o r s . P l e a s e r e f e r t o t h e a p p l i c a b l e
34 / / ag reemen t f o r f u r t h e r d e t a i l s .
35
36
37 / / s y n o p s y s t r a n s l a t e _ o f f
38 ‘ t i m e s c a l e 1 ps / 1 ps
39 / / s y n o p s y s t r a n s l a t e _ o n
40 module dmf_DM_cache_v (
41 a d d r e s s ,
42 c lock ,
43 da t a ,
44 wren ,
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45 q ) ;
46
47 i n p u t [ 6 : 0 ] a d d r e s s ;
48 i n p u t c l o c k ;
49 i n p u t [ 3 1 : 0 ] d a t a ;
50 i n p u t wren ;
51 o u t p u t [ 3 1 : 0 ] q ;
52 ‘ i f n d e f ALTERA_RESERVED_QIS
53 / / s y n o p s y s t r a n s l a t e _ o f f
54 ‘ e n d i f
55 t r i 1 c l o c k ;
56 ‘ i f n d e f ALTERA_RESERVED_QIS
57 / / s y n o p s y s t r a n s l a t e _ o n
58 ‘ e n d i f
59
60 wi r e [ 3 1 : 0 ] sub_wi re0 ;
61 wi r e [ 3 1 : 0 ] q = sub_wi re0 [ 3 1 : 0 ] ;
62
63 a l t s y n c r a m a l t s y n c r a m _ c o m p o n e n t (
64 . a d d r e s s _ a ( a d d r e s s ) ,
65 . c l o c k 0 ( c l o c k ) ,
66 . d a t a _ a ( d a t a ) ,
67 . wren_a ( wren ) ,
68 . q_a ( sub_wi re0 ) ,
69 . a c l r 0 ( 1 ’ b0 ) ,
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70 . a c l r 1 ( 1 ’ b0 ) ,
71 . a d d r e s s _ b ( 1 ’ b1 ) ,
72 . a d d r e s s s t a l l _ a ( 1 ’ b0 ) ,
73 . a d d r e s s s t a l l _ b ( 1 ’ b0 ) ,
74 . b y t e e n a _ a ( 1 ’ b1 ) ,
75 . b y t e e n a _ b ( 1 ’ b1 ) ,
76 . c l o c k 1 ( 1 ’ b1 ) ,
77 . c l o c k e n 0 ( 1 ’ b1 ) ,
78 . c l o c k e n 1 ( 1 ’ b1 ) ,
79 . c l o c k e n 2 ( 1 ’ b1 ) ,
80 . c l o c k e n 3 ( 1 ’ b1 ) ,
81 . d a t a _ b ( 1 ’ b1 ) ,
82 . e c c s t a t u s ( ) ,
83 . q_b ( ) ,
84 . r de n_ a ( 1 ’ b1 ) ,
85 . rden_b ( 1 ’ b1 ) ,
86 . wren_b ( 1 ’ b0 ) ) ;
87 defparam
88 a l t s y n c r a m _ c o m p o n e n t . c l o c k _ e n a b l e _ i n p u t _ a = "BYPASS" ,
89 a l t s y n c r a m _ c o m p o n e n t . c l o c k _ e n a b l e _ o u t p u t _ a = "BYPASS" ,
90 a l t s y n c r a m _ c o m p o n e n t . i n t e n d e d _ d e v i c e _ f a m i l y = " Cyclone IV E
" ,
91 a l t s y n c r a m _ c o m p o n e n t . l p m _ h i n t = "ENABLE_RUNTIME_MOD=NO" ,
92 a l t s y n c r a m _ c o m p o n e n t . lpm_type = " a l t s y n c r a m " ,
93 a l t s y n c r a m _ c o m p o n e n t . numwords_a = 128 ,
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94 a l t s y n c r a m _ c o m p o n e n t . o p e r a t i o n _ m o d e = "SINGLE_PORT" ,
95 a l t s y n c r a m _ c o m p o n e n t . o u t d a t a _ a c l r _ a = "NONE" ,
96 a l t s y n c r a m _ c o m p o n e n t . o u t d a t a _ r e g _ a = "UNREGISTERED" ,
97 a l t s y n c r a m _ c o m p o n e n t . p o w e r _ u p _ u n i n i t i a l i z e d = "FALSE" ,
98 a l t s y n c r a m _ c o m p o n e n t . r e a d _ d u r i n g _ w r i t e _ m o d e _ p o r t _ a = "
NEW_DATA_NO_NBE_READ" ,
99 a l t s y n c r a m _ c o m p o n e n t . w id thad_a = 7 ,
100 a l t s y n c r a m _ c o m p o n e n t . w id th_a = 32 ,





106 / / ============================================================
107 / / CNX f i l e r e t r i e v a l i n f o
108 / / ============================================================
109 / / R e t r i e v a l i n f o : PRIVATE : ADDRESSSTALL_A NUMERIC "0"
110 / / R e t r i e v a l i n f o : PRIVATE : AclrAddr NUMERIC "0"
111 / / R e t r i e v a l i n f o : PRIVATE : A c l r B y t e NUMERIC "0"
112 / / R e t r i e v a l i n f o : PRIVATE : A c l r D a t a NUMERIC "0"
113 / / R e t r i e v a l i n f o : PRIVATE : A c l r O u t p u t NUMERIC "0"
114 / / R e t r i e v a l i n f o : PRIVATE : BYTE_ENABLE NUMERIC "0"
115 / / R e t r i e v a l i n f o : PRIVATE : BYTE_SIZE NUMERIC "8"
116 / / R e t r i e v a l i n f o : PRIVATE : BlankMemory NUMERIC "1"
117 / / R e t r i e v a l i n f o : PRIVATE : CLOCK_ENABLE_INPUT_A NUMERIC "0"
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118 / / R e t r i e v a l i n f o : PRIVATE : CLOCK_ENABLE_OUTPUT_A NUMERIC "0"
119 / / R e t r i e v a l i n f o : PRIVATE : Clken NUMERIC "0"
120 / / R e t r i e v a l i n f o : PRIVATE : D a t a B u s S e p a r a t e d NUMERIC "1"
121 / / R e t r i e v a l i n f o : PRIVATE : IMPLEMENT_IN_LES NUMERIC "0"
122 / / R e t r i e v a l i n f o : PRIVATE : INIT_FILE_LAYOUT STRING "PORT_A"
123 / / R e t r i e v a l i n f o : PRIVATE : INIT_TO_SIM_X NUMERIC "0"
124 / / R e t r i e v a l i n f o : PRIVATE : INTENDED_DEVICE_FAMILY STRING "
Cyclone IV E"
125 / / R e t r i e v a l i n f o : PRIVATE : JTAG_ENABLED NUMERIC "0"
126 / / R e t r i e v a l i n f o : PRIVATE : JTAG_ID STRING "NONE"
127 / / R e t r i e v a l i n f o : PRIVATE : MAXIMUM_DEPTH NUMERIC "0"
128 / / R e t r i e v a l i n f o : PRIVATE : MIFf i lename STRING " "
129 / / R e t r i e v a l i n f o : PRIVATE : NUMWORDS_A NUMERIC "128"
130 / / R e t r i e v a l i n f o : PRIVATE : RAM_BLOCK_TYPE NUMERIC "0"
131 / / R e t r i e v a l i n f o : PRIVATE : READ_DURING_WRITE_MODE_PORT_A
NUMERIC "3"
132 / / R e t r i e v a l i n f o : PRIVATE : RegAddr NUMERIC "1"
133 / / R e t r i e v a l i n f o : PRIVATE : RegData NUMERIC "1"
134 / / R e t r i e v a l i n f o : PRIVATE : RegOutput NUMERIC "0"
135 / / R e t r i e v a l i n f o : PRIVATE : SYNTH_WRAPPER_GEN_POSTFIX STRING
"0"
136 / / R e t r i e v a l i n f o : PRIVATE : S i n g l e C l o c k NUMERIC "1"
137 / / R e t r i e v a l i n f o : PRIVATE : UseDQRAM NUMERIC "1"
138 / / R e t r i e v a l i n f o : PRIVATE : WRCONTROL_ACLR_A NUMERIC "0"
139 / / R e t r i e v a l i n f o : PRIVATE : WidthAddr NUMERIC "7"
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140 / / R e t r i e v a l i n f o : PRIVATE : WidthData NUMERIC "32"
141 / / R e t r i e v a l i n f o : PRIVATE : rden NUMERIC "0"
142 / / R e t r i e v a l i n f o : LIBRARY : a l t e r a _ m f a l t e r a _ m f .
a l t e r a _ m f _ c o m p o n e n t s . a l l
143 / / R e t r i e v a l i n f o : CONSTANT: CLOCK_ENABLE_INPUT_A STRING "
BYPASS"
144 / / R e t r i e v a l i n f o : CONSTANT: CLOCK_ENABLE_OUTPUT_A STRING "
BYPASS"
145 / / R e t r i e v a l i n f o : CONSTANT: INTENDED_DEVICE_FAMILY STRING "
Cyclone IV E"
146 / / R e t r i e v a l i n f o : CONSTANT: LPM_HINT STRING "
ENABLE_RUNTIME_MOD=NO"
147 / / R e t r i e v a l i n f o : CONSTANT: LPM_TYPE STRING " a l t s y n c r a m "
148 / / R e t r i e v a l i n f o : CONSTANT: NUMWORDS_A NUMERIC "128"
149 / / R e t r i e v a l i n f o : CONSTANT: OPERATION_MODE STRING "SINGLE_PORT
"
150 / / R e t r i e v a l i n f o : CONSTANT: OUTDATA_ACLR_A STRING "NONE"
151 / / R e t r i e v a l i n f o : CONSTANT: OUTDATA_REG_A STRING "UNREGISTERED
"
152 / / R e t r i e v a l i n f o : CONSTANT: POWER_UP_UNINITIALIZED STRING "
FALSE"
153 / / R e t r i e v a l i n f o : CONSTANT: READ_DURING_WRITE_MODE_PORT_A
STRING "NEW_DATA_NO_NBE_READ"
154 / / R e t r i e v a l i n f o : CONSTANT: WIDTHAD_A NUMERIC "10"
155 / / R e t r i e v a l i n f o : CONSTANT: WIDTH_A NUMERIC "32"
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156 / / R e t r i e v a l i n f o : CONSTANT: WIDTH_BYTEENA_A NUMERIC "1"
157 / / R e t r i e v a l i n f o : USED_PORT : a d d r e s s 0 0 10 0 INPUT NODEFVAL "
a d d r e s s [ 9 . . 0 ] "
158 / / R e t r i e v a l i n f o : USED_PORT : c l o c k 0 0 0 0 INPUT VCC " c l o c k "
159 / / R e t r i e v a l i n f o : USED_PORT : d a t a 0 0 32 0 INPUT NODEFVAL "
d a t a [ 3 1 . . 0 ] "
160 / / R e t r i e v a l i n f o : USED_PORT : q 0 0 32 0 OUTPUT NODEFVAL " q
[ 3 1 . . 0 ] "
161 / / R e t r i e v a l i n f o : USED_PORT : wren 0 0 0 0 INPUT NODEFVAL " wren
"
162 / / R e t r i e v a l i n f o : CONNECT: @address_a 0 0 10 0 a d d r e s s 0 0 10
0
163 / / R e t r i e v a l i n f o : CONNECT: @clock0 0 0 0 0 c l o c k 0 0 0 0
164 / / R e t r i e v a l i n f o : CONNECT: @data_a 0 0 32 0 d a t a 0 0 32 0
165 / / R e t r i e v a l i n f o : CONNECT: @wren_a 0 0 0 0 wren 0 0 0 0
166 / / R e t r i e v a l i n f o : CONNECT: q 0 0 32 0 @q_a 0 0 32 0
167 / / R e t r i e v a l i n f o : GEN_FILE : TYPE_NORMAL dmf_DM_cache_v . v TRUE
168 / / R e t r i e v a l i n f o : GEN_FILE : TYPE_NORMAL dmf_DM_cache_v . i n c
FALSE
169 / / R e t r i e v a l i n f o : GEN_FILE : TYPE_NORMAL dmf_DM_cache_v . cmp
FALSE
170 / / R e t r i e v a l i n f o : GEN_FILE : TYPE_NORMAL dmf_DM_cache_v . b s f
TRUE
171 / / R e t r i e v a l i n f o : GEN_FILE : TYPE_NORMAL dmf_DM_cache_v_inst . v
FALSE
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172 / / R e t r i e v a l i n f o : GEN_FILE : TYPE_NORMAL dmf_DM_cache_v_bb . v
TRUE
173 / / R e t r i e v a l i n f o : LIB_FILE : a l t e r a _ m f
Listing I.8: DM Cache
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I.9 DMF RISC Verilog Code PLL
1 / / m e g a f u n c t i o n w iz a r d : %ALTPLL%
2 / / GENERATION: STANDARD
3 / / VERSION : WM1. 0
4 / / MODULE: a l t p l l
5
6 / / ============================================================
7 / / F i l e Name : dmf_PLL_2 . v
8 / / Mega func t ion Name ( s ) :
9 / / a l t p l l
10 / /
11 / / S i m u l a t i o n L i b r a r y F i l e s ( s ) :
12 / / a l t e r a _ m f
13 / / ============================================================
14 / / ************************************************************
15 / / THIS IS A WIZARD−GENERATED FILE . DO NOT EDIT THIS FILE !
16 / /
17 / / 1 8 . 0 . 0 B u i l d 614 0 4 / 2 4 / 2 0 1 8 SJ L i t e E d i t i o n
18 / / ************************************************************
19
20
21 / / C o p y r i g h t (C) 2018 I n t e l C o r p o r a t i o n . A l l r i g h t s r e s e r v e d .
22 / / Your use o f I n t e l C o r p o r a t i o n ’ s d e s i g n t o o l s , l o g i c f u n c t i o n s
23 / / and o t h e r s o f t w a r e and t o o l s , and i t s AMPP p a r t n e r l o g i c
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24 / / f u n c t i o n s , and any o u t p u t f i l e s from any of t h e f o r e g o i n g
25 / / ( i n c l u d i n g d e v i c e programming or s i m u l a t i o n f i l e s ) , and any
26 / / a s s o c i a t e d d o c u m e n t a t i o n o r i n f o r m a t i o n a r e e x p r e s s l y s u b j e c t
27 / / t o t h e t e r m s and c o n d i t i o n s o f t h e I n t e l Program L i c e n s e
28 / / S u b s c r i p t i o n Agreement , t h e I n t e l Q u a r t u s Prime L i c e n s e
Agreement ,
29 / / t h e I n t e l FPGA IP L i c e n s e Agreement , o r o t h e r a p p l i c a b l e
l i c e n s e
30 / / agreement , i n c l u d i n g , w i t h o u t l i m i t a t i o n , t h a t your use i s
f o r
31 / / t h e s o l e p u r p o s e o f programming l o g i c d e v i c e s m a n u f a c t u r e d by
32 / / I n t e l and s o l d by I n t e l o r i t s a u t h o r i z e d d i s t r i b u t o r s .
P l e a s e
33 / / r e f e r t o t h e a p p l i c a b l e ag reemen t f o r f u r t h e r d e t a i l s .
34
35
36 / / s y n o p s y s t r a n s l a t e _ o f f
37 ‘ t i m e s c a l e 1 ps / 1 ps
38 / / s y n o p s y s t r a n s l a t e _ o n
39 module dmf_PLL_2 (
40 i n c l k 0 ,
41 c0 ,
42 c1 ,
43 c2 ) ;
44
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45 i n p u t i n c l k 0 ;
46 o u t p u t c0 ;
47 o u t p u t c1 ;
48 o u t p u t c2 ;
49
50 wi r e [ 0 : 0 ] sub_wi re2 = 1 ’ h0 ;
51 wi r e [ 4 : 0 ] sub_wi re3 ;
52 wi r e sub_wi re0 = i n c l k 0 ;
53 wi r e [ 1 : 0 ] sub_wi re1 = { sub_wire2 , sub_wi re0 } ;
54 wi r e [ 2 : 2 ] sub_wi re6 = sub_wi re3 [ 2 : 2 ] ;
55 wi r e [ 1 : 1 ] sub_wi re5 = sub_wi re3 [ 1 : 1 ] ;
56 wi r e [ 0 : 0 ] sub_wi re4 = sub_wi re3 [ 0 : 0 ] ;
57 wi r e c0 = sub_wi re4 ;
58 wi r e c1 = sub_wi re5 ;
59 wi r e c2 = sub_wi re6 ;
60
61 a l t p l l a l t p l l _ c o m p o n e n t (
62 . i n c l k ( sub_wi re1 ) ,
63 . c l k ( sub_wi re3 ) ,
64 . a c t i v e c l o c k ( ) ,
65 . a r e s e t ( 1 ’ b0 ) ,
66 . c l k b a d ( ) ,
67 . c l k e n a ({6{1 ’ b1 } } ) ,
68 . c l k l o s s ( ) ,
69 . c l k s w i t c h ( 1 ’ b0 ) ,
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70 . c o n f i g u p d a t e ( 1 ’ b0 ) ,
71 . e n a b l e 0 ( ) ,
72 . e n a b l e 1 ( ) ,
73 . e x t c l k ( ) ,
74 . e x t c l k e n a ({4{1 ’ b1 } } ) ,
75 . f b i n ( 1 ’ b1 ) ,
76 . f b m i m i c b i d i r ( ) ,
77 . f b o u t ( ) ,
78 . f r e f ( ) ,
79 . i c d r c l k ( ) ,
80 . l o c k e d ( ) ,
81 . p fd en a ( 1 ’ b1 ) ,
82 . p h a s e c o u n t e r s e l e c t ({4{1 ’ b1 } } ) ,
83 . phasedone ( ) ,
84 . p h a s e s t e p ( 1 ’ b1 ) ,
85 . phaseupdown ( 1 ’ b1 ) ,
86 . p l l e n a ( 1 ’ b1 ) ,
87 . s c a n a c l r ( 1 ’ b0 ) ,
88 . s c a n c l k ( 1 ’ b0 ) ,
89 . s c a n c l k e n a ( 1 ’ b1 ) ,
90 . s c a n d a t a ( 1 ’ b0 ) ,
91 . s c a n d a t a o u t ( ) ,
92 . scandone ( ) ,
93 . s c a n r e a d ( 1 ’ b0 ) ,
94 . s c a n w r i t e ( 1 ’ b0 ) ,
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95 . s c l k o u t 0 ( ) ,
96 . s c l k o u t 1 ( ) ,
97 . v c o o v e r r a n g e ( ) ,
98 . v c o u n d e r r a n g e ( ) ) ;
99 defparam
100 a l t p l l _ c o m p o n e n t . b a n d w i d t h _ t y p e = "AUTO" ,
101 a l t p l l _ c o m p o n e n t . c l k 0 _ d i v i d e _ b y = 1 ,
102 a l t p l l _ c o m p o n e n t . c l k 0 _ d u t y _ c y c l e = 50 ,
103 a l t p l l _ c o m p o n e n t . c l k 0 _ m u l t i p l y _ b y = 1 ,
104 a l t p l l _ c o m p o n e n t . c l k 0 _ p h a s e _ s h i f t = " 0 " ,
105 a l t p l l _ c o m p o n e n t . c l k 1 _ d i v i d e _ b y = 1 ,
106 a l t p l l _ c o m p o n e n t . c l k 1 _ d u t y _ c y c l e = 50 ,
107 a l t p l l _ c o m p o n e n t . c l k 1 _ m u l t i p l y _ b y = 1 ,
108 a l t p l l _ c o m p o n e n t . c l k 1 _ p h a s e _ s h i f t = " 1667 " ,
109 a l t p l l _ c o m p o n e n t . c l k 2 _ d i v i d e _ b y = 1 ,
110 a l t p l l _ c o m p o n e n t . c l k 2 _ d u t y _ c y c l e = 50 ,
111 a l t p l l _ c o m p o n e n t . c l k 2 _ m u l t i p l y _ b y = 1 ,
112 a l t p l l _ c o m p o n e n t . c l k 2 _ p h a s e _ s h i f t = " 3333 " ,
113 a l t p l l _ c o m p o n e n t . c o m p e n s a t e _ c l o c k = "CLK0" ,
114 a l t p l l _ c o m p o n e n t . i n c l k 0 _ i n p u t _ f r e q u e n c y = 20000 ,
115 a l t p l l _ c o m p o n e n t . i n t e n d e d _ d e v i c e _ f a m i l y = " Cyclone IV E" ,
116 a l t p l l _ c o m p o n e n t . l p m _ h i n t = "CBX_MODULE_PREFIX=dmf_PLL_2 " ,
117 a l t p l l _ c o m p o n e n t . lpm_type = " a l t p l l " ,
118 a l t p l l _ c o m p o n e n t . o p e r a t i o n _ m o d e = "NORMAL" ,
119 a l t p l l _ c o m p o n e n t . p l l _ t y p e = "AUTO" ,
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120 a l t p l l _ c o m p o n e n t . p o r t _ a c t i v e c l o c k = "PORT_UNUSED" ,
121 a l t p l l _ c o m p o n e n t . p o r t _ a r e s e t = "PORT_UNUSED" ,
122 a l t p l l _ c o m p o n e n t . p o r t _ c l k b a d 0 = "PORT_UNUSED" ,
123 a l t p l l _ c o m p o n e n t . p o r t _ c l k b a d 1 = "PORT_UNUSED" ,
124 a l t p l l _ c o m p o n e n t . p o r t _ c l k l o s s = "PORT_UNUSED" ,
125 a l t p l l _ c o m p o n e n t . p o r t _ c l k s w i t c h = "PORT_UNUSED" ,
126 a l t p l l _ c o m p o n e n t . p o r t _ c o n f i g u p d a t e = "PORT_UNUSED" ,
127 a l t p l l _ c o m p o n e n t . p o r t _ f b i n = "PORT_UNUSED" ,
128 a l t p l l _ c o m p o n e n t . p o r t _ i n c l k 0 = "PORT_USED" ,
129 a l t p l l _ c o m p o n e n t . p o r t _ i n c l k 1 = "PORT_UNUSED" ,
130 a l t p l l _ c o m p o n e n t . p o r t _ l o c k e d = "PORT_UNUSED" ,
131 a l t p l l _ c o m p o n e n t . p o r t _ p f d e n a = "PORT_UNUSED" ,
132 a l t p l l _ c o m p o n e n t . p o r t _ p h a s e c o u n t e r s e l e c t = "PORT_UNUSED" ,
133 a l t p l l _ c o m p o n e n t . p o r t _ p h a s e d o n e = "PORT_UNUSED" ,
134 a l t p l l _ c o m p o n e n t . p o r t _ p h a s e s t e p = "PORT_UNUSED" ,
135 a l t p l l _ c o m p o n e n t . por t_phaseupdown = "PORT_UNUSED" ,
136 a l t p l l _ c o m p o n e n t . p o r t _ p l l e n a = "PORT_UNUSED" ,
137 a l t p l l _ c o m p o n e n t . p o r t _ s c a n a c l r = "PORT_UNUSED" ,
138 a l t p l l _ c o m p o n e n t . p o r t _ s c a n c l k = "PORT_UNUSED" ,
139 a l t p l l _ c o m p o n e n t . p o r t _ s c a n c l k e n a = "PORT_UNUSED" ,
140 a l t p l l _ c o m p o n e n t . p o r t _ s c a n d a t a = "PORT_UNUSED" ,
141 a l t p l l _ c o m p o n e n t . p o r t _ s c a n d a t a o u t = "PORT_UNUSED" ,
142 a l t p l l _ c o m p o n e n t . p o r t _ s c a n d o n e = "PORT_UNUSED" ,
143 a l t p l l _ c o m p o n e n t . p o r t _ s c a n r e a d = "PORT_UNUSED" ,
144 a l t p l l _ c o m p o n e n t . p o r t _ s c a n w r i t e = "PORT_UNUSED" ,
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145 a l t p l l _ c o m p o n e n t . p o r t _ c l k 0 = "PORT_USED" ,
146 a l t p l l _ c o m p o n e n t . p o r t _ c l k 1 = "PORT_USED" ,
147 a l t p l l _ c o m p o n e n t . p o r t _ c l k 2 = "PORT_USED" ,
148 a l t p l l _ c o m p o n e n t . p o r t _ c l k 3 = "PORT_UNUSED" ,
149 a l t p l l _ c o m p o n e n t . p o r t _ c l k 4 = "PORT_UNUSED" ,
150 a l t p l l _ c o m p o n e n t . p o r t _ c l k 5 = "PORT_UNUSED" ,
151 a l t p l l _ c o m p o n e n t . p o r t _ c l k e n a 0 = "PORT_UNUSED" ,
152 a l t p l l _ c o m p o n e n t . p o r t _ c l k e n a 1 = "PORT_UNUSED" ,
153 a l t p l l _ c o m p o n e n t . p o r t _ c l k e n a 2 = "PORT_UNUSED" ,
154 a l t p l l _ c o m p o n e n t . p o r t _ c l k e n a 3 = "PORT_UNUSED" ,
155 a l t p l l _ c o m p o n e n t . p o r t _ c l k e n a 4 = "PORT_UNUSED" ,
156 a l t p l l _ c o m p o n e n t . p o r t _ c l k e n a 5 = "PORT_UNUSED" ,
157 a l t p l l _ c o m p o n e n t . p o r t _ e x t c l k 0 = "PORT_UNUSED" ,
158 a l t p l l _ c o m p o n e n t . p o r t _ e x t c l k 1 = "PORT_UNUSED" ,
159 a l t p l l _ c o m p o n e n t . p o r t _ e x t c l k 2 = "PORT_UNUSED" ,
160 a l t p l l _ c o m p o n e n t . p o r t _ e x t c l k 3 = "PORT_UNUSED" ,





166 / / ============================================================
167 / / CNX f i l e r e t r i e v a l i n f o
168 / / ============================================================
169 / / R e t r i e v a l i n f o : PRIVATE : ACTIVECLK_CHECK STRING "0"
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170 / / R e t r i e v a l i n f o : PRIVATE : BANDWIDTH STRING " 1 . 0 0 0 "
171 / / R e t r i e v a l i n f o : PRIVATE : BANDWIDTH_FEATURE_ENABLED STRING
"1"
172 / / R e t r i e v a l i n f o : PRIVATE : BANDWIDTH_FREQ_UNIT STRING "MHz"
173 / / R e t r i e v a l i n f o : PRIVATE : BANDWIDTH_PRESET STRING "Low"
174 / / R e t r i e v a l i n f o : PRIVATE : BANDWIDTH_USE_AUTO STRING "1"
175 / / R e t r i e v a l i n f o : PRIVATE : BANDWIDTH_USE_PRESET STRING "0"
176 / / R e t r i e v a l i n f o : PRIVATE : CLKBAD_SWITCHOVER_CHECK STRING "0"
177 / / R e t r i e v a l i n f o : PRIVATE : CLKLOSS_CHECK STRING "0"
178 / / R e t r i e v a l i n f o : PRIVATE : CLKSWITCH_CHECK STRING "0"
179 / / R e t r i e v a l i n f o : PRIVATE : CNX_NO_COMPENSATE_RADIO STRING "0"
180 / / R e t r i e v a l i n f o : PRIVATE : CREATE_CLKBAD_CHECK STRING "0"
181 / / R e t r i e v a l i n f o : PRIVATE : CREATE_INCLK1_CHECK STRING "0"
182 / / R e t r i e v a l i n f o : PRIVATE : CUR_DEDICATED_CLK STRING " c0 "
183 / / R e t r i e v a l i n f o : PRIVATE : CUR_FBIN_CLK STRING " c0 "
184 / / R e t r i e v a l i n f o : PRIVATE : DEVICE_SPEED_GRADE STRING "Any"
185 / / R e t r i e v a l i n f o : PRIVATE : DIV_FACTOR0 NUMERIC "1"
186 / / R e t r i e v a l i n f o : PRIVATE : DIV_FACTOR1 NUMERIC "1"
187 / / R e t r i e v a l i n f o : PRIVATE : DIV_FACTOR2 NUMERIC "1"
188 / / R e t r i e v a l i n f o : PRIVATE : DUTY_CYCLE0 STRING "50 .00000000"
189 / / R e t r i e v a l i n f o : PRIVATE : DUTY_CYCLE1 STRING "50 .00000000"
190 / / R e t r i e v a l i n f o : PRIVATE : DUTY_CYCLE2 STRING "50 .00000000"
191 / / R e t r i e v a l i n f o : PRIVATE : EFF_OUTPUT_FREQ_VALUE0 STRING
" 5 0 . 0 0 0 0 0 0 "
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192 / / R e t r i e v a l i n f o : PRIVATE : EFF_OUTPUT_FREQ_VALUE1 STRING
" 5 0 . 0 0 0 0 0 0 "
193 / / R e t r i e v a l i n f o : PRIVATE : EFF_OUTPUT_FREQ_VALUE2 STRING
" 5 0 . 0 0 0 0 0 0 "
194 / / R e t r i e v a l i n f o : PRIVATE : EXPLICIT_SWITCHOVER_COUNTER STRING
"0"
195 / / R e t r i e v a l i n f o : PRIVATE : EXT_FEEDBACK_RADIO STRING "0"
196 / / R e t r i e v a l i n f o : PRIVATE : GLOCKED_COUNTER_EDIT_CHANGED STRING
"1"
197 / / R e t r i e v a l i n f o : PRIVATE : GLOCKED_FEATURE_ENABLED STRING "0"
198 / / R e t r i e v a l i n f o : PRIVATE : GLOCKED_MODE_CHECK STRING "0"
199 / / R e t r i e v a l i n f o : PRIVATE : GLOCK_COUNTER_EDIT NUMERIC
"1048575"
200 / / R e t r i e v a l i n f o : PRIVATE : HAS_MANUAL_SWITCHOVER STRING "1"
201 / / R e t r i e v a l i n f o : PRIVATE : INCLK0_FREQ_EDIT STRING " 5 0 . 0 0 0 "
202 / / R e t r i e v a l i n f o : PRIVATE : INCLK0_FREQ_UNIT_COMBO STRING "MHz"
203 / / R e t r i e v a l i n f o : PRIVATE : INCLK1_FREQ_EDIT STRING " 1 0 0 . 0 0 0 "
204 / / R e t r i e v a l i n f o : PRIVATE : INCLK1_FREQ_EDIT_CHANGED STRING "1"
205 / / R e t r i e v a l i n f o : PRIVATE : INCLK1_FREQ_UNIT_CHANGED STRING "1"
206 / / R e t r i e v a l i n f o : PRIVATE : INCLK1_FREQ_UNIT_COMBO STRING "MHz"
207 / / R e t r i e v a l i n f o : PRIVATE : INTENDED_DEVICE_FAMILY STRING "
Cyclone IV E"
208 / / R e t r i e v a l i n f o : PRIVATE : INT_FEEDBACK__MODE_RADIO STRING "1"
209 / / R e t r i e v a l i n f o : PRIVATE : LOCKED_OUTPUT_CHECK STRING "0"
210 / / R e t r i e v a l i n f o : PRIVATE : LONG_SCAN_RADIO STRING "1"
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211 / / R e t r i e v a l i n f o : PRIVATE : LVDS_MODE_DATA_RATE STRING " Not
A v a i l a b l e "
212 / / R e t r i e v a l i n f o : PRIVATE : LVDS_MODE_DATA_RATE_DIRTY NUMERIC
"0"
213 / / R e t r i e v a l i n f o : PRIVATE : LVDS_PHASE_SHIFT_UNIT0 STRING " deg "
214 / / R e t r i e v a l i n f o : PRIVATE : LVDS_PHASE_SHIFT_UNIT1 STRING " deg "
215 / / R e t r i e v a l i n f o : PRIVATE : LVDS_PHASE_SHIFT_UNIT2 STRING " deg "
216 / / R e t r i e v a l i n f o : PRIVATE : MIG_DEVICE_SPEED_GRADE STRING "Any"
217 / / R e t r i e v a l i n f o : PRIVATE : MIRROR_CLK0 STRING "0"
218 / / R e t r i e v a l i n f o : PRIVATE : MIRROR_CLK1 STRING "0"
219 / / R e t r i e v a l i n f o : PRIVATE : MIRROR_CLK2 STRING "0"
220 / / R e t r i e v a l i n f o : PRIVATE : MULT_FACTOR0 NUMERIC "1"
221 / / R e t r i e v a l i n f o : PRIVATE : MULT_FACTOR1 NUMERIC "1"
222 / / R e t r i e v a l i n f o : PRIVATE : MULT_FACTOR2 NUMERIC "1"
223 / / R e t r i e v a l i n f o : PRIVATE : NORMAL_MODE_RADIO STRING "1"
224 / / R e t r i e v a l i n f o : PRIVATE : OUTPUT_FREQ0 STRING "100 .00000000"
225 / / R e t r i e v a l i n f o : PRIVATE : OUTPUT_FREQ1 STRING "100 .00000000"
226 / / R e t r i e v a l i n f o : PRIVATE : OUTPUT_FREQ2 STRING "100 .00000000"
227 / / R e t r i e v a l i n f o : PRIVATE : OUTPUT_FREQ_MODE0 STRING "0"
228 / / R e t r i e v a l i n f o : PRIVATE : OUTPUT_FREQ_MODE1 STRING "0"
229 / / R e t r i e v a l i n f o : PRIVATE : OUTPUT_FREQ_MODE2 STRING "0"
230 / / R e t r i e v a l i n f o : PRIVATE : OUTPUT_FREQ_UNIT0 STRING "MHz"
231 / / R e t r i e v a l i n f o : PRIVATE : OUTPUT_FREQ_UNIT1 STRING "MHz"
232 / / R e t r i e v a l i n f o : PRIVATE : OUTPUT_FREQ_UNIT2 STRING "MHz"
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233 / / R e t r i e v a l i n f o : PRIVATE : PHASE_RECONFIG_FEATURE_ENABLED
STRING "1"
234 / / R e t r i e v a l i n f o : PRIVATE : PHASE_RECONFIG_INPUTS_CHECK STRING
"0"
235 / / R e t r i e v a l i n f o : PRIVATE : PHASE_SHIFT0 STRING " 0 .0 0 00 0 0 00 "
236 / / R e t r i e v a l i n f o : PRIVATE : PHASE_SHIFT1 STRING "30 .00000000"
237 / / R e t r i e v a l i n f o : PRIVATE : PHASE_SHIFT2 STRING "60 .00000000"
238 / / R e t r i e v a l i n f o : PRIVATE : PHASE_SHIFT_STEP_ENABLED_CHECK
STRING "0"
239 / / R e t r i e v a l i n f o : PRIVATE : PHASE_SHIFT_UNIT0 STRING " deg "
240 / / R e t r i e v a l i n f o : PRIVATE : PHASE_SHIFT_UNIT1 STRING " deg "
241 / / R e t r i e v a l i n f o : PRIVATE : PHASE_SHIFT_UNIT2 STRING " deg "
242 / / R e t r i e v a l i n f o : PRIVATE : PLL_ADVANCED_PARAM_CHECK STRING "0"
243 / / R e t r i e v a l i n f o : PRIVATE : PLL_ARESET_CHECK STRING "0"
244 / / R e t r i e v a l i n f o : PRIVATE : PLL_AUTOPLL_CHECK NUMERIC "1"
245 / / R e t r i e v a l i n f o : PRIVATE : PLL_ENHPLL_CHECK NUMERIC "0"
246 / / R e t r i e v a l i n f o : PRIVATE : PLL_FASTPLL_CHECK NUMERIC "0"
247 / / R e t r i e v a l i n f o : PRIVATE : PLL_FBMIMIC_CHECK STRING "0"
248 / / R e t r i e v a l i n f o : PRIVATE : PLL_LVDS_PLL_CHECK NUMERIC "0"
249 / / R e t r i e v a l i n f o : PRIVATE : PLL_PFDENA_CHECK STRING "0"
250 / / R e t r i e v a l i n f o : PRIVATE : PLL_TARGET_HARCOPY_CHECK NUMERIC
"0"
251 / / R e t r i e v a l i n f o : PRIVATE : PRIMARY_CLK_COMBO STRING " i n c l k 0 "
252 / / R e t r i e v a l i n f o : PRIVATE : RECONFIG_FILE STRING " dmf_PLL_2 . mif
"
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253 / / R e t r i e v a l i n f o : PRIVATE : SACN_INPUTS_CHECK STRING "0"
254 / / R e t r i e v a l i n f o : PRIVATE : SCAN_FEATURE_ENABLED STRING "1"
255 / / R e t r i e v a l i n f o : PRIVATE : SELF_RESET_LOCK_LOSS STRING "0"
256 / / R e t r i e v a l i n f o : PRIVATE : SHORT_SCAN_RADIO STRING "0"
257 / / R e t r i e v a l i n f o : PRIVATE : SPREAD_FEATURE_ENABLED STRING "0"
258 / / R e t r i e v a l i n f o : PRIVATE : SPREAD_FREQ STRING " 5 0 . 0 0 0 "
259 / / R e t r i e v a l i n f o : PRIVATE : SPREAD_FREQ_UNIT STRING "KHz"
260 / / R e t r i e v a l i n f o : PRIVATE : SPREAD_PERCENT STRING " 0 . 5 0 0 "
261 / / R e t r i e v a l i n f o : PRIVATE : SPREAD_USE STRING "0"
262 / / R e t r i e v a l i n f o : PRIVATE : SRC_SYNCH_COMP_RADIO STRING "0"
263 / / R e t r i e v a l i n f o : PRIVATE : STICKY_CLK0 STRING "1"
264 / / R e t r i e v a l i n f o : PRIVATE : STICKY_CLK1 STRING "1"
265 / / R e t r i e v a l i n f o : PRIVATE : STICKY_CLK2 STRING "1"
266 / / R e t r i e v a l i n f o : PRIVATE : SWITCHOVER_COUNT_EDIT NUMERIC "1"
267 / / R e t r i e v a l i n f o : PRIVATE : SWITCHOVER_FEATURE_ENABLED STRING
"1"
268 / / R e t r i e v a l i n f o : PRIVATE : SYNTH_WRAPPER_GEN_POSTFIX STRING
"0"
269 / / R e t r i e v a l i n f o : PRIVATE : USE_CLK0 STRING "1"
270 / / R e t r i e v a l i n f o : PRIVATE : USE_CLK1 STRING "1"
271 / / R e t r i e v a l i n f o : PRIVATE : USE_CLK2 STRING "1"
272 / / R e t r i e v a l i n f o : PRIVATE : USE_CLKENA0 STRING "0"
273 / / R e t r i e v a l i n f o : PRIVATE : USE_CLKENA1 STRING "0"
274 / / R e t r i e v a l i n f o : PRIVATE : USE_CLKENA2 STRING "0"
275 / / R e t r i e v a l i n f o : PRIVATE : USE_MIL_SPEED_GRADE NUMERIC "0"
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276 / / R e t r i e v a l i n f o : PRIVATE : ZERO_DELAY_RADIO STRING "0"
277 / / R e t r i e v a l i n f o : LIBRARY : a l t e r a _ m f a l t e r a _ m f .
a l t e r a _ m f _ c o m p o n e n t s . a l l
278 / / R e t r i e v a l i n f o : CONSTANT: BANDWIDTH_TYPE STRING "AUTO"
279 / / R e t r i e v a l i n f o : CONSTANT: CLK0_DIVIDE_BY NUMERIC "1"
280 / / R e t r i e v a l i n f o : CONSTANT: CLK0_DUTY_CYCLE NUMERIC "50"
281 / / R e t r i e v a l i n f o : CONSTANT: CLK0_MULTIPLY_BY NUMERIC "1"
282 / / R e t r i e v a l i n f o : CONSTANT: CLK0_PHASE_SHIFT STRING "0"
283 / / R e t r i e v a l i n f o : CONSTANT: CLK1_DIVIDE_BY NUMERIC "1"
284 / / R e t r i e v a l i n f o : CONSTANT: CLK1_DUTY_CYCLE NUMERIC "50"
285 / / R e t r i e v a l i n f o : CONSTANT: CLK1_MULTIPLY_BY NUMERIC "1"
286 / / R e t r i e v a l i n f o : CONSTANT: CLK1_PHASE_SHIFT STRING "1667"
287 / / R e t r i e v a l i n f o : CONSTANT: CLK2_DIVIDE_BY NUMERIC "1"
288 / / R e t r i e v a l i n f o : CONSTANT: CLK2_DUTY_CYCLE NUMERIC "50"
289 / / R e t r i e v a l i n f o : CONSTANT: CLK2_MULTIPLY_BY NUMERIC "1"
290 / / R e t r i e v a l i n f o : CONSTANT: CLK2_PHASE_SHIFT STRING "3333"
291 / / R e t r i e v a l i n f o : CONSTANT: COMPENSATE_CLOCK STRING "CLK0"
292 / / R e t r i e v a l i n f o : CONSTANT: INCLK0_INPUT_FREQUENCY NUMERIC
"20000"
293 / / R e t r i e v a l i n f o : CONSTANT: INTENDED_DEVICE_FAMILY STRING "
Cyclone IV E"
294 / / R e t r i e v a l i n f o : CONSTANT: LPM_TYPE STRING " a l t p l l "
295 / / R e t r i e v a l i n f o : CONSTANT: OPERATION_MODE STRING "NORMAL"
296 / / R e t r i e v a l i n f o : CONSTANT: PLL_TYPE STRING "AUTO"
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297 / / R e t r i e v a l i n f o : CONSTANT: PORT_ACTIVECLOCK STRING "
PORT_UNUSED"
298 / / R e t r i e v a l i n f o : CONSTANT: PORT_ARESET STRING "PORT_UNUSED"
299 / / R e t r i e v a l i n f o : CONSTANT: PORT_CLKBAD0 STRING "PORT_UNUSED"
300 / / R e t r i e v a l i n f o : CONSTANT: PORT_CLKBAD1 STRING "PORT_UNUSED"
301 / / R e t r i e v a l i n f o : CONSTANT: PORT_CLKLOSS STRING "PORT_UNUSED"
302 / / R e t r i e v a l i n f o : CONSTANT: PORT_CLKSWITCH STRING "PORT_UNUSED
"
303 / / R e t r i e v a l i n f o : CONSTANT: PORT_CONFIGUPDATE STRING "
PORT_UNUSED"
304 / / R e t r i e v a l i n f o : CONSTANT: PORT_FBIN STRING "PORT_UNUSED"
305 / / R e t r i e v a l i n f o : CONSTANT: PORT_INCLK0 STRING "PORT_USED"
306 / / R e t r i e v a l i n f o : CONSTANT: PORT_INCLK1 STRING "PORT_UNUSED"
307 / / R e t r i e v a l i n f o : CONSTANT: PORT_LOCKED STRING "PORT_UNUSED"
308 / / R e t r i e v a l i n f o : CONSTANT: PORT_PFDENA STRING "PORT_UNUSED"
309 / / R e t r i e v a l i n f o : CONSTANT: PORT_PHASECOUNTERSELECT STRING "
PORT_UNUSED"
310 / / R e t r i e v a l i n f o : CONSTANT: PORT_PHASEDONE STRING "PORT_UNUSED
"
311 / / R e t r i e v a l i n f o : CONSTANT: PORT_PHASESTEP STRING "PORT_UNUSED
"
312 / / R e t r i e v a l i n f o : CONSTANT: PORT_PHASEUPDOWN STRING "
PORT_UNUSED"
313 / / R e t r i e v a l i n f o : CONSTANT: PORT_PLLENA STRING "PORT_UNUSED"
314 / / R e t r i e v a l i n f o : CONSTANT: PORT_SCANACLR STRING "PORT_UNUSED"
I.9 DMF RISC Verilog Code PLL I-93
315 / / R e t r i e v a l i n f o : CONSTANT: PORT_SCANCLK STRING "PORT_UNUSED"
316 / / R e t r i e v a l i n f o : CONSTANT: PORT_SCANCLKENA STRING "
PORT_UNUSED"
317 / / R e t r i e v a l i n f o : CONSTANT: PORT_SCANDATA STRING "PORT_UNUSED"
318 / / R e t r i e v a l i n f o : CONSTANT: PORT_SCANDATAOUT STRING "
PORT_UNUSED"
319 / / R e t r i e v a l i n f o : CONSTANT: PORT_SCANDONE STRING "PORT_UNUSED"
320 / / R e t r i e v a l i n f o : CONSTANT: PORT_SCANREAD STRING "PORT_UNUSED"
321 / / R e t r i e v a l i n f o : CONSTANT: PORT_SCANWRITE STRING "PORT_UNUSED
"
322 / / R e t r i e v a l i n f o : CONSTANT: PORT_clk0 STRING "PORT_USED"
323 / / R e t r i e v a l i n f o : CONSTANT: PORT_clk1 STRING "PORT_USED"
324 / / R e t r i e v a l i n f o : CONSTANT: PORT_clk2 STRING "PORT_USED"
325 / / R e t r i e v a l i n f o : CONSTANT: PORT_clk3 STRING "PORT_UNUSED"
326 / / R e t r i e v a l i n f o : CONSTANT: PORT_clk4 STRING "PORT_UNUSED"
327 / / R e t r i e v a l i n f o : CONSTANT: PORT_clk5 STRING "PORT_UNUSED"
328 / / R e t r i e v a l i n f o : CONSTANT: PORT_clkena0 STRING "PORT_UNUSED"
329 / / R e t r i e v a l i n f o : CONSTANT: PORT_clkena1 STRING "PORT_UNUSED"
330 / / R e t r i e v a l i n f o : CONSTANT: PORT_clkena2 STRING "PORT_UNUSED"
331 / / R e t r i e v a l i n f o : CONSTANT: PORT_clkena3 STRING "PORT_UNUSED"
332 / / R e t r i e v a l i n f o : CONSTANT: PORT_clkena4 STRING "PORT_UNUSED"
333 / / R e t r i e v a l i n f o : CONSTANT: PORT_clkena5 STRING "PORT_UNUSED"
334 / / R e t r i e v a l i n f o : CONSTANT: PORT_extclk0 STRING "PORT_UNUSED"
335 / / R e t r i e v a l i n f o : CONSTANT: PORT_extclk1 STRING "PORT_UNUSED"
336 / / R e t r i e v a l i n f o : CONSTANT: PORT_extclk2 STRING "PORT_UNUSED"
I.9 DMF RISC Verilog Code PLL I-94
337 / / R e t r i e v a l i n f o : CONSTANT: PORT_extclk3 STRING "PORT_UNUSED"
338 / / R e t r i e v a l i n f o : CONSTANT: WIDTH_CLOCK NUMERIC "5"
339 / / R e t r i e v a l i n f o : USED_PORT : @clk 0 0 5 0 OUTPUT_CLK_EXT VCC "
@clk [ 4 . . 0 ] "
340 / / R e t r i e v a l i n f o : USED_PORT : c0 0 0 0 0 OUTPUT_CLK_EXT VCC " c0
"
341 / / R e t r i e v a l i n f o : USED_PORT : c1 0 0 0 0 OUTPUT_CLK_EXT VCC " c1
"
342 / / R e t r i e v a l i n f o : USED_PORT : c2 0 0 0 0 OUTPUT_CLK_EXT VCC " c2
"
343 / / R e t r i e v a l i n f o : USED_PORT : i n c l k 0 0 0 0 0 INPUT_CLK_EXT GND
" i n c l k 0 "
344 / / R e t r i e v a l i n f o : CONNECT: @inclk 0 0 1 1 GND 0 0 0 0
345 / / R e t r i e v a l i n f o : CONNECT: @inclk 0 0 1 0 i n c l k 0 0 0 0 0
346 / / R e t r i e v a l i n f o : CONNECT: c0 0 0 0 0 @clk 0 0 1 0
347 / / R e t r i e v a l i n f o : CONNECT: c1 0 0 0 0 @clk 0 0 1 1
348 / / R e t r i e v a l i n f o : CONNECT: c2 0 0 0 0 @clk 0 0 1 2
349 / / R e t r i e v a l i n f o : GEN_FILE : TYPE_NORMAL dmf_PLL_2 . v TRUE
350 / / R e t r i e v a l i n f o : GEN_FILE : TYPE_NORMAL dmf_PLL_2 . ppf TRUE
351 / / R e t r i e v a l i n f o : GEN_FILE : TYPE_NORMAL dmf_PLL_2 . i n c FALSE
352 / / R e t r i e v a l i n f o : GEN_FILE : TYPE_NORMAL dmf_PLL_2 . cmp FALSE
353 / / R e t r i e v a l i n f o : GEN_FILE : TYPE_NORMAL dmf_PLL_2 . b s f FALSE
354 / / R e t r i e v a l i n f o : GEN_FILE : TYPE_NORMAL dmf_PLL_2_inst . v FALSE
355 / / R e t r i e v a l i n f o : GEN_FILE : TYPE_NORMAL dmf_PLL_2_bb . v FALSE
356 / / R e t r i e v a l i n f o : LIB_FILE : a l t e r a _ m f
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357 / / R e t r i e v a l i n f o : CBX_MODULE_PREFIX : ON
Listing I.9: PLL
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I.10 DMF RISC Verilog Code Testbench
1 ‘ t i m e s c a l e 1 ps / 1 ps
2
3 module t e s t ;
4 r e g R e s e t n _ t b , C l o c k _ t b ;
5 r e g [ 4 : 0 ] SW_in_tb ;
6 wi r e [ 7 : 0 ] D i s p l a y _ o u t _ t b ;
7 i n t e g e r i ;
8
9 dmf_RISC621_cache_v t o p ( R e s e t n _ t b , Clock_tb , SW_in_tb ,
D i s p l a y _ o u t _ t b ) ;
10
11 i n i t i a l b e g i n
12 $ s d f _ a n n o t a t e ( " s d f / dmf_RISC621_cache_v_tsmc18_scan . s d f " , t e s t .
t o p ) ;
13 / /
−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−
14 / / R e s e t n _ t b , Clock_tb , SW_in_tb , D i s p l a y _ o u t _ t b
15 / /
−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−
16 / / −− T e s t V ec to r 1 (40 ns ) : R e s e t
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17 / /
−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−
18 f o r ( i =0 ; i <5 ; i = i +1)
19 a p p l y _ t e s t _ v e c t o r ( 1 , 0 , 5 ’ b00000 ) ;
20 / /
−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−
21 / / −− A l l o t h e r t e s t v e c t o r s
22 / /
−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−
23 f o r ( i =0 ; i <800; i = i +1)
24 a p p l y _ t e s t _ v e c t o r ( 0 , 0 , 5 ’ b00000 ) ;
25 end
26
27 t a s k a p p l y _ t e s t _ v e c t o r ;
28 i n p u t R e s e t n _ i n t , C l o c k _ i n t ;
29 i n p u t [ 4 : 0 ] SW_in_int ;
30
31 b e g i n
32 R e s e t n _ t b = R e s e t n _ i n t ; C l o c k _ t b = C l o c k _ i n t ;
33 SW_in_tb = SW_in_int ;
34 #20000;
35 C l o c k _ t b = 1 ;
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36 #20000;
37 end
38 e n d t a s k
39 endmodule
Listing I.10: testbench
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5 / / Th i s f i l e i s p a r t o f t h e Amber p r o j e c t
/ /




8 / / D e s c r i p t i o n
/ /
9 / / S imple s t a n d − a l o n e example a p p l i c a t i o n .
/ /
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10 / /
/ /
11 / / Author ( s ) :
/ /




14 / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / /
15 / /
/ /




18 / / Th i s s o u r c e f i l e may be used and d i s t r i b u t e d w i t h o u t
/ /
19 / / r e s t r i c t i o n p r o v i d e d t h a t t h i s c o p y r i g h t s t a t e m e n t i s n o t
/ /
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20 / / removed from t h e f i l e and t h a t any d e r i v a t i v e work c o n t a i n s
/ /




23 / / Th i s s o u r c e f i l e i s f r e e s o f t w a r e ; you can r e d i s t r i b u t e i t
/ /
24 / / and / o r modify i t unde r t h e t e r m s of t h e GNU L e s s e r G e n e r a l
/ /
25 / / P u b l i c L i c e n s e as p u b l i s h e d by t h e F ree S o f t w a r e F o u n d a t i o n ;
/ /
26 / / e i t h e r v e r s i o n 2 . 1 o f t h e L icense , o r ( a t your o p t i o n ) any
/ /




29 / / Th i s s o u r c e i s d i s t r i b u t e d i n t h e hope t h a t i t w i l l be
/ /
30 / / u s e f u l , b u t WITHOUT ANY WARRANTY; w i t h o u t even t h e i m p l i e d
/ /
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31 / / w a r r a n t y o f MERCHANTABILITY or FITNESS FOR A PARTICULAR
/ /
32 / / PURPOSE . See t h e GNU L e s s e r G e n e r a l P u b l i c L i c e n s e f o r more
/ /




35 / / You s h o u l d have r e c e i v e d a copy of t h e GNU L e s s e r G e n e r a l
/ /
36 / / P u b l i c L i c e n s e a l o n g wi th t h i s s o u r c e ; i f not , download i t
/ /







41 / * Note t h a t t h e s t d i o . h r e f e r r e d t o h e r e i s t h e one i n
42 mini − l i b c . Th i s a p p l i c a t i o n s c o m p i l e s i n mini − l i b c
43 so i t can run s t a n d − a l o n e .
44 * /
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45 # i n c l u d e " s t d i o . h "
46
47 main ( )
48 {
49 / / p r i n t f ( " Hel lo , World ! \ n " ) ;
50 / * F l u s h o u t UART FIFO * /
51 / / p r i n t f ( " " ) ;
52 / / _ t e s t p a s s ( ) ;
53 / /
54 i n t x ;
55
56 x = 5 ;
57 x = x + 1 ;
58 }
Listing I.11: Hello-World C Test Code
